

JC430 U.S. PRO
 09/376308
 06/18/99

UTILITY PATENT APPLICATION TRANSMITTAL



(Only for new nonprovisional applications under 37 CFR 1.53(b))

Check if applicable [] Duplicate

Attorney Docket No.	990934	Total Pages	
---------------------	--------	-------------	--

First Named Inventor or Application Identifier

Koken YAMAMOTO, Shigeru HASHIMOTO, Ryoichi YANAGI and Yusuke KAWASAKI

Express Mail Label No.

APPLICATION ELEMENTS FOR:

INTEGRATED CIRCUIT FOR PROTOCOL CONTROL

ADDRESS TO: Assistant Commissioner for Patents
BOX PATENT APPLICATIONS
Washington, D.C. 20231

1. [XX] Fee Transmittal Form (Incorporated within this form)
(Submit an original and a duplicate for fee processing)

2. [XX] Specification Total Pages [94]

3. [XX] Drawing(s) (35 USC 113) Total Sheets [28]

4. [XX] Oath or Declaration Total Pages [5]

a. [XX] Newly executed (original)

b. [] Copy from prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed).

i. [] Deletion of Inventor(s)

Signed statement attached deleting inventor(s) named in prior application,
see 37 CFR 1.63(d)(2) and 1.33(b).

5. [] Incorporation by reference (useable if box 4b is checked)

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. [] Microfiche Computer Program (Appendix)

7. [] Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)

- a. [] Computer Readable Copy
- b. [] Paper Copy (identical to computer copy)
- c. [] Statement Verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. [XX] Assignment Papers (cover sheet and document(s))

9. [] 37 CFR 3.73(b) Statement (when there is an assignee) [XX] Power of Attorney

**UTILITY PATENT
APPLICATION TRANSMITTAL**
(Only for new nonprovisional applications
under 37 CFR 1.53(b))

Attorney Docket No. **990934**

First Named Inventor or Application Identifier

**Koken YAMAMOTO, Shigeru HASHIMOTO, Ryoichi YANAGI
and Yusuke KAWASAKI**

PAGE 2 OF 3

10. English translation Document (if applicable)

11. Information Disclosure Statement Copies of IDS Citations

12. Preliminary Amendment

13. Return Receipt Postcard (MPEP 503)

14. Small Entity Statement(s) Statement filed in prior application
Status still proper and desired.

15. Claim for Convention Priority Certified copy of Priority Document(s)

a. Priority of _____ application no. _____ filed on _____ is claimed under 35 USC 119.
The certified copies/copy have/has been filed in prior application Serial No. _____.
(For Continuing Applications, if applicable).

16. Other _____

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:
 Continuation Division Continuation-in-part (CIP) of prior application no. ____/____

FEE TRANSMITTAL	Number Filed	Number Extra	Rate	Basic Fee
The filing fee is calculated below				\$760.00
Total Claims	36 - 20	16	x \$18.00	288.00
Independent Claims	2 - 3		x \$78.00	
Multiple Dependent Claims			\$260.00	
			Basic Filing Fee	1048.00
Reduction by 1/2 for small entity				
Fee for recording enclosed Assignment			\$40.00	40.00
TOTAL				\$1088.00

**UTILITY PATENT
APPLICATION TRANSMITTAL**

(Only for new nonprovisional applications
under 37 CFR 1.53(b))

Attorney Docket No.

990934

First Named Inventor or Application Identifier

Koken YAMAMOTO, Shigeru HASHIMOTO, Ryoichi YANAGI
and Yusuke KAWASAKI

PAGE 3 OF 3

A check in the amount of \$1,088.00 is enclosed to cover the filing fee of \$1,048.00 and the assignment recordation fee of \$40.00.

Please charge our Deposit Account No. **01-2340** in the total amount of _____ to cover the filing fee and the _____ assignment recordation fee. A duplicate of this sheet is attached.


The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 or credit any overpayment to Deposit Account No. **01-2340**. A duplicate of this sheet is attached.

18. CORRESPONDENCE ADDRESS

ARMSTRONG, WESTERMAN, HATTORI
McLELAND & NAUGHTON
1725 K Street, N.W. Suite 1000
Washington, D.C. 20006
Telephone: (202) 659-2930
Facsimile: (202) 887-0357

SUBMITTED BY

Typed or Printed Name William F. Westerman Reg. No. 29,988

Signature  Date: August 18, 1999

WFW/yap

SPECIFICATION

INTEGRATED CIRCUIT FOR PROTOCOL CONTROL

5 BACKGROUND OF THE INVENTION

1) Field of the Invention

The present invention relates to a protocol control integrated circuit to be incorporated into a system which makes data-interchange communications with portable type mediums, and more particularly to a protocol control integrated circuit for use in a variety of transaction apparatus capable of handling digital money (electronic money, E-money) and credit transactions, such as ATMs (Automatic Teller Machines), ECRs (Electric Cash Registers), digital money load terminals, electronic purses, POS terminals/hand-held POS terminals (handy POSs)/POS servers constituting POS (Point Of Sales) systems, with this integrated circuit functioning as an interface device intervening between the aforesaid variety of transaction systems and portable mediums containing digital money [for example, IC (Integrated Circuit) cards].

In the recent years, from the standpoint of the safety of settlement, convenience and others, interest has been shown toward the so-called digital money which utilizes electronic digital data as cash and yet which serves as a settlement means replacing such currency as paper money and coinage, and it has been put to practical use in various

approaches different in issuing mode, circulation mode or settlement mode. A different approach requires a different protocol dealing with the digital money.

For this reason, systems, dealing with the digital
5 money, have needed the emergence of a standard component which enables easy processing of a plurality of types of digital money different in protocol from each other.

2) Description of the Related Art

As noted above, in the recent years, various apparatus,
10 such as the ATMs, the ECRs, the digital money load terminals, the electronic purses, the POS terminals, the handy POSs, the POS servers, and others, have been developed as a transaction system handling the digital money defined as a symbol of electronic currency.

15 Since each of these apparatus needs a different specification such as its CPU performance and display performance, the design of a CPU, a memory, a display control circuit, an input control circuit, an IC card control circuit, and others has been made to establish the
20 optimal specification for each apparatus. Additionally, there has been a need to create programs for controlling these circuits.

Furthermore, while various types of digital money have been put to practical use as mentioned above, each of these
25 types requires a different protocol for handling that digital money. Accordingly, a need for a different control

program in the apparatus, which handles that digital money, arises from the difference among the digital money types.

In most cases, in manufacturing an apparatus which handles digital money, there is a need to gain approval of 5 the digital money specification making side or the like in a design process for that apparatus at every apparatus and digital money type. Additionally, for gaining this approval, there is a need to perform various verifications (confirmation work) as to whether or not the control 10 programs are properly produced on the basis of a protocol prescribed for each type, or whether or not the control is correctly run in terms of the error check, and further to present the verification results.

However, the following objects and requests have 15 existed heretofore.

(1) Because of the requirement of development of a control program for each apparatus, a great deal of test man-hour (or man-day), that is, design and development man-hour, should be taken for the purpose of securing the 20 reliability at the development of the control program. Additionally, in the case that one apparatus deals with a plurality of models of digital money different in mode (protocol), a need for developing a control program exists at every mode of digital money, and, naturally, like tests 25 must be run in terms of the control program associated with each protocol, thus resulting in increased test man-hour.

(2) If a need for approval exists, gaining the approval requires the exhibition of an extremely great deal of verification result depending upon the mode of digital money, and the confirmation operations to obtain such a verification result reach an enormous amount of man-hour.

Moreover, in the case that one apparatus handles a plurality of models of digital money different in mode (protocol), the approval at every mode contributes to further increase in man-hour for the foregoing confirmation operations.

(3) A control logic or a cipher key for a digital money control program is preferable to be retained invisibly from the external from the viewpoint of security and, for this reason, it is necessary to take measures for security, such as by covering the entire apparatus or the periphery of a CPU or a memory with a resin. However, the covering of the entire apparatus leads to a large-scale operation. Hence, the range for effecting the security is desirably limited as much as possible.

20

SUMMARY OF THE INVENTION

The present invention has been developed with a view to eliminating these problems, and it is therefore an object of this invention to provide a protocol control integrated circuit capable of reducing the design and development man-hour for various types of apparatus and of reducing the approval man-hour of an approval organization.

or the like (verification man-hour to be taken for obtaining an approval) concurrently with improving reliability and with realizing a high security performance in a manner of integrating or unifying, on or into one chip,

5 hardware and control programs (software) needed for data communications in a plurality of modes different in protocol and of utilizing this chip (integrated circuit) in common among a variety of apparatus.

For this purpose, in accordance with this invention,

10 there is provided a protocol control integrated circuit to be incorporated into an apparatus capable of handling digital money defined as a symbol of electronic currency, and configured by integrating, on one chip, a storage section for storing a control program prepared for or in
15 corresponding relation to protocols for a plurality of digital money different in mode, a processing section for controlling the handling of the plurality of digital money, different in mode, by executing the control program stored in the storage section, and an interface circuit connected
20 to an external circuit including at least one of an external processing section and an external storage section to fulfill an interface function between the external circuit and the processing section.

With this protocol control integrated circuit

25 according to this invention, since hardware (interface circuits and peripheral control circuits) and software (a control program prepared for protocols for a plurality of

digital money different in mode), necessary for handling the digital money, are integrated on one chip to construct an integrated circuit, there results in production of an integrated circuit exhibiting an extremely high versatility

5 or flexibility, which allows the use in common among various types of digital-money handling transaction

apparatus, considerable reduction of the design and development man-hour to be taken for the various

transaction apparatus, and considerable reduction of the

10 approval man-hour in the approval organization or the like (verification man-hour for gaining approval), coupled with improving reliability and realizing a high security performance.

Furthermore, in accordance with this invention, there

15 is provided a protocol control integrated circuit to be incorporated into an apparatus which conducts data interchange through communication with a portable type medium, and configured by integrating, on one chip, a storage section for storing a control program prepared for
20 protocols for a plurality of data communications different in mode, a processing section for controlling the plurality of data communications, different in mode, by executing the control program stored in the storage section, and an interface circuit connected to an external circuit
25 including at least one of an external processing section and an external storage section to fulfill an interface

function between the external circuit and the processing section.

With this protocol control integrated circuit according to this invention, hardware, control programs and 5 software, necessary for achieving a plurality of types of data communications different in protocol, are integrated on one chip, which presents an integrated circuit exhibiting an extremely high versatility, and which allows the use in common among various types of apparatus which 10 perform data interchange through communications with portable type mediums, considerable reduction of the design and development man-hour to be taken for the various transaction apparatus, and considerable reduction of the approval man-hour in the approval organization or the like 15 (verification man-hour for gaining approval), along with improving reliability and realizing a high security performance.

BRIEF DESCRIPTION OF THE DRAWINGS

20 FIGs. 1 to 10 are block diagrams each showing an aspect of the present invention;

FIG. 11 illustratively shows a configuration of a protocol control integrated circuit (protocol controller) according to an embodiment of this invention;

25 FIG. 12 shows a configuration of an address space in a protocol controller according to this embodiment, for

explaining a discrimination method for an exterior type ROM (external ROM) according to this embodiment;

FIG. 13 is a block diagram showing a configuration of a control program in the protocol controller according to
5 this embodiment;

FIG. 14 is an illustration useful for explaining a configuration of a control telegraphic statement for use in the protocol controller according to this embodiment;

FIG. 15 is a block diagram showing another example of
10 configuration of a control program in the protocol controller according to this embodiment;

FIGs. 16A and 16B are illustrations each for describing the contents of a table retaining a correspondence between a module identifier and a path
15 identifier in this embodiment;

FIG. 17 is an illustration of an example of cascade connection in the protocol controller according to this embodiment;

FIG. 18 is an explanatory view illustrating one
20 example of transaction processing to be conducted through the use of the protocol controller according to this embodiment;

FIG. 19 is an explanatory view illustrating another example of transaction processing to be conducted through
25 the use of the protocol controller according to this embodiment;

FIG. 20 is a block diagram showing an example of configuration of an ATM to which applied is the protocol controller according to this embodiment;

FIG. 21 is a block diagram showing examples of a POS system, to which applied is the protocol controller according to this embodiment, and an external card reader/writer;

FIG. 22 is a block diagram showing an example of configuration of a hand-held POS terminal to which applied is the protocol controller according to this embodiment;

FIGs. 23 and 24 are illustrations of circuits, each for describing a device connection state recognizing method in the protocol controller according to this embodiment;

FIG. 25 is a flow chart available for describing a device connection state recognizing procedure in the protocol controller according to this embodiment;

FIG. 26 illustrates an arrangement of a configuration information register (HWSTR) in the protocol controller according to this embodiment;

FIG. 27 is an illustration useful for explaining the meaning of each of bits of the configuration information register in the protocol controller according to this embodiment;

FIG. 28 is an illustration useful for explaining the meaning of each of bits of the configuration information register in the protocol controller according to this embodiment;

FIGs. 29 to 31 are block diagrams each showing a configuration of a demultiplexer (data transfer control unit) provided between the protocol controller and an IC card, in this embodiment;

5 FIG. 32 is a block diagram showing an arrangement of a power supply system to an IC card, connected to the protocol controller according to this embodiment;

10 FIG. 33 is an illustration of a configuration of an IC card port allocation register (CDSEL) to be employed at the output of a select signal to the demultiplexer in the protocol controller according to this embodiment;

15 FIG. 34 is an illustration for explaining the meaning of each of bits of the IC card port allocation register in the protocol controller according to this embodiment; and

FIGs. 35 and 36 are time charts each for explaining an operation of the demultiplexer in this embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0] Description of Aspects of this Invention

20 FIGs. 1 to 10 are block diagrams each for describing an aspect of this invention.

A protocol control integrated circuit according to this invention, designated generally at the reference numeral 10 in FIG. 1, is designed to be incorporated into an apparatus capable of handling digital memory defined as 25 a symbol of electronic currency, and is configured by

integrating at least a processing section 1, a storage section 2 and an interface circuit 3 on one chip 4.

In this instance, the storage section 2 is for storing a control program 5 prepared for protocols for a plurality 5 of digital money different in mode or approach from each other, while the processing section 1 is for controlling the handling of the plurality of digital money protocols different in mode by running the control program 5 stored in the storage section 2. Further, the interface circuit 3 10 is connected to an external circuit including at least one of an external processing section and an external storage section (see the reference numeral 11 in FIG. 2) to fulfill an interface function between this external circuit and the processing section 1.

15 In this case, it is also appropriate to construct an integrated circuit 10 by integrating, on the chip 4, additional peripheral control circuits for performing a control function related to the processing for digital money. In the integrated circuit 10 shown in FIG. 1, as 20 the peripheral control circuits, there are included a medium control circuit 6, a communication control circuit 7, a display control circuit 8, and an input control circuit 9.

The medium control circuit 6 undergoes control of the processing section 1 and the control program 5, and is for 25 executing control to a portable type medium retaining digital money, while the communication control circuit 7 likewise works under control of the processing section 1

and the control program 5, and is for controlling communications with external units (see the reference numeral 14 in FIG. 8). Moreover, the display control circuit 8 likewise operates under control of the control section 1 and the control program 5, and is for controlling an external display unit, while the input control circuit 9 is similarly controlled by the processing section 1 and the control program 5, and is for conducting input processing of a signal from an external input unit.

10 Besides, logical cutoff takes place between the storage section 2 and an external connection terminal of the integrated circuit 10, and the control program 5 is put in the storage section 2 at the manufacture of the integrated circuit 10.

15 As FIG. 2 shows, the integrated circuit 10 according to this invention contains an identification means 12 to check whether or not a program storing external storage section 11 is connected through the interface circuit 3 as an external circuit, and if this identification means 12 judges that the external storage section 11 is in connection, the processing section 1 can run a program 11a existing in the external storage section 11. At this time, the identification means 12 reads one or more logical addresses allocated in advance for connection with the program storing external storage section 11, and compares a value forming the reading result with a predetermined value, thereby making a decision to or on the connection/non-

connection of the program storing external storage section
11.

As FIG. 3 shows, the control program 5 to be stored in
the storage section 2 can be composed of one or more device
5 control programs 501 for controlling an external circuit or
a peripheral control circuit, serving as a device,
connected to the interface circuit 3, a plurality of
protocol control programs 502 for controlling the device
control programs 501 in one-by-one correspondence to a
10 plurality of digital money different in mode, and an
application program 503 for controlling the device control
programs 501 and the protocol control programs 502.

At this time, when the application program 503
receives a control telegraphic statement (or message) 13
15 including, as shown in FIG. 4, a digital money
classification field 131 for designating one of a plurality
of digital money different in mode and a transaction
classification field 132 for specifying a transaction
classification common to the plurality of digital money
20 different in mode, a transaction specified by the
transaction classification field 132 is made by the
protocol control program 502 corresponding to the digital
money designated by the digital money classification field
131.

25 On the other hand, when the application program 503
receives a control telegraphic statement 13 including, as
shown in FIG. 5, a device classification field 133 for

designating the device control program 501 and an instruction field 134 in which described is a control instruction to the device control program 501, it communicates the instruction, described in the instruction 5 field 134, to the device control program 501, designated by the device classification field 133, to make the device control program 501 execute the instruction and transmits a response to the instruction from the device control program 501 to the instruction issuer in the form of a response 10 telegraphic statement.

Besides, it is also appropriate that, as shown in FIG. 6, in the control telegraphic statement 13, both the digital money classification field 131 and device classification field 133 are placed in the common field and 15 the designation data for when that field is used as the digital money classification field 131 and the designation data for when that field is employed as the device classification field 133 are taken mutually as exclusive values. Further, in this instance, it is also acceptable 20 that, as shown in FIG. 6, in the control telegraphic statement 13, the transaction classification field 132 and the instruction field 134 are placed in the common field.

It is also appropriate that, as shown in FIG. 7, the control program 5 includes device control programs 501, 25 protocol control programs 502 and an application program 503 in the form of modules (see a module group 510) and additionally has a path control program 504 for presenting

an interface feature capable of establishing interconnections between these modules, while a peculiar module identifier is given to each of the modules so that the path control program 504 accomplishes the

5 interconnections between the modules by using the module identifier of the connection-requesting module and the module identifier of the connection-accepting module as parameters.

Furthermore, the following configuration is also

10 acceptable. That is, as shown in FIG. 8, the integrated circuit 10 includes, as a peripheral control circuit, a communication control circuit 7 for controlling the communications with an external unit 14, while the control program 5 includes a module group 510 and a path control
15 program 504 as in the case shown in FIG. 7 and, additionally, bears a communication control program 505 for controlling a communication control circuit 7. In the case that a connection-accepting module 14a resides in the external unit 14, the path control program 504 makes a
20 connection between the connection-requesting module in the integrated circuit 10 and the connecting-accepting module 14a in the external unit 14 through the communication control circuit 7 undergoing control by the communication control program 505. In addition, the communication
25 control program 505 is included as one of the device control programs 501 in the module group 510.

In this case, a peculiar module identifier is given to each of the modules (module group 510) residing in the integrated circuit 10 and further to each of the modules 14a lying in the external unit 14 while a peculiar path 5 identifier is presented to the integrated circuit 10 and further to the external unit 14 so that the path control program 504 sets up an interconnection between the modules in a manner of using the module identifier of the connection-requesting module, the module identifier of the 10 connection-accepting module 14a and the path identifiers as parameters.

Moreover, the following arrangement is also acceptable. That is, as shown in FIG. 8, the control program 5 has a table 506 which retains correspondence between a module 15 identifier and a path identifier representing the integrated circuit 10 or the external unit 14 to which a module with the same module identifier pertains, while the path control program 504 retrieves the table 506 on the basis of the module identifier of the connection-accepting 20 module 14a to obtain the path identifier corresponding to the module identifier of the connection-accepting module 14a. If that path identifier coincides with the path identifier of the integrated circuit 10, then the path control program 504 makes a connection between the 25 connection-requesting module and the connecting-accepting module within the integrated circuit 10. On the other hand, if that path identifier does not coincide with the path

identifier of the integrated circuit 10, then it makes a judgment that the connection-accepting module 14a belongs to the external unit 14, and thereby makes a connection between the connection-requesting module in the integrated circuit 10 and the connection-accepting module 14a in the external unit 14 through the use of the communication control circuit 7.

Besides, it is also possible that the correspondence to be retained in the table 506 is made to accept setting/change through a telegraphic statement received in the communication control circuit 7, or that the table 506 is stored in an external storage section connected through the interface circuit 3 and used as an external circuit.

The external unit 14 shown in FIG. 8 can also be a processing unit (for example, a personal computer) exhibiting the same function as that of the integrated circuit 10 in the same illustration, or, as shown in FIG. 9, it can also be another integrated circuit 10 having the same configuration as that of the integrated circuit 10 shown in FIG. 8.

Moreover, if, as shown in FIG. 10, the external unit 14 shown in FIG. 8 forms a processing unit 15 retaining an application program 15a capable of issuing a connection request for a connection with a module pertaining to the integrated circuit 10 to the path control program 504 of the integrated circuit 10, and when the path control program 504 receives this connection request from the

processing unit 15 through the communication control circuit 7 under control of the communication control program 505, the connection between that module of the integrated circuit 10 and the processing unit 15 is also
5 possible.

Furthermore, the protocol control integrated circuit according to this invention is to be built in an apparatus interchanging data with portable type mediums in communication ways, and is configured by integrating, on
10 one chip, a storage section for storing a control program produced for protocols for a plurality of data communications different in mode, a processing section for controlling data communications, different in approach from each other, by running the control program put in this
15 storage section, and an interface circuit connected to an external circuit including at least one of an external processing section and an external storage section for fulfilling an interface function between this external circuit and the processing section.

20 The protocol control integrated circuit 10 according to this invention, thus constructed, can offer the following effects.

(1) Not only a plurality of digital money different in mode can be handled by one integrated circuit 10, but
25 also this integrated circuit 10 can be used in common among various types of transaction apparatus capable of dealing with digital money.

(2) A part common to various types of transaction apparatus is more enlargeable in a manner that a peripheral control circuit is additionally built in the integrated circuit 10.

5 (3) If the storage section 2 storing the control program 5 in the integrated circuit 10 is constructed as a mask ROM, it is possible to inhibit the access to the control program 5 from the exterior of the integrated circuit 10, which can ensure its security.

10 (4) Since the connection of the program storing external storage section 11 to the integrated circuit 10 is possible, higher extendibility of the integrated circuit 10 becomes achievable.

15 (5) The employment of the control telegraphic statement 13 enables the designation of the classification or kind of the digital money to be used (protocol control program) from the exterior of the integrated circuit 10.

20 (6) Since the use of the control telegraphic statement 13 allows various types of peripheral control circuits built in the integrated circuit 10 to be directly controllable from the external, it is possible to conduct processing other than the processing for each digital money (for example, processing using an IC card reader/writer independently of digital money processing).

25 (7) Along with the incorporation of a single integrated circuit 10 into an transaction apparatus or the like, not only an integrated circuit 10 can be connected to

a host unit (external unit), but also a plurality of integrated circuits 10 can be connected to a host unit (external unit) in a cascade fashion; therefore, a construction of a system becomes possible with an extremely
5 high flexibility.

(8) One integrated circuit permits a plurality of data communications in different modes, and can be put to use in common among various types of apparatus interchanging data with portable type mediums through
10 communications.

Thus, with the protocol control integrated circuit according to this invention, since an integrated circuit 10 is configured by integrating, on one chip 4, hardware (the interface circuit 3 and the peripheral control circuits 6
15 to 9) and software (the control program 5 prepared for protocols for a plurality of digital money different in mode) necessary for handling digital money, that integrated circuit can exhibit an extremely high flexibility and can be put to use in common among various types of digital
20 money handling transaction apparatus, which achieves considerable reduction of man-hour for the design and development of each transaction apparatus concurrently with sharp reduction of man-hour for approval in an approval organization or the like (the verification man-hour for
25 gaining the approval), and yet which improves its reliability and realizes a high security performance.

In addition, with the protocol control integrated circuit according to this invention, because of integrating, on one chip 4, the hardware, the control program and software necessary for a plurality of types of data communications different in protocol from each other, the resulting integrated circuit can display an extremely high flexibility and, additionally, can be put to use in common among various types of apparatus interchanging data with portable type mediums through communications, there results in the considerable reduction of the man-hour for the design and development of various types of apparatus and the significant reduction of the man-hour for the approval in an approval organization or the like (the verification man-hour for gaining the approval), coupled with the improvement of its reliability and the realization of its high security performance.

[1] Description of Protocol Control Integrated Circuit (Protocol Controller) according to an Embodiment

FIG. 11 illustratively shows a configuration of a protocol control integrated circuit (protocol controller) according to an embodiment of this invention.

A protocol control integrated circuit according to this embodiment (which will be referred hereinafter to as a protocol controller), denoted generally at the reference numeral 20 in FIG. 11, is designed to be incorporated into transaction apparatus (for example, ATMs, ECRs, digital money load terminals, electronic purses, POS terminals,

handy POSs, POS servers, and others) handling digital money defined as a symbol of electronic currency, and to be used in common. Its detailed configuration will be described hereinbelow with reference to FIG. 11.

5 The protocol controller 20 has a configuration in which integrated on one chip are a CPU 21, a ROM 22, a RAM 23, an address bus 24, a data bus 25 and an interface circuit 3, along with circuits 26, 27, 29, 31 to 35, 36A, 36B, 38, 42 and 43, serving as peripheral control circuits,

10 which will be described herein later.

The ROM (storage section) 22 is for storing a control program 5A or 5B prepared for protocols for a plurality of digital money different in mode (see FIG. 13 or 15). The structures of the control programs 5A and 5B will be

15 described herein later with reference to FIGs. 13 and 15, respectively.

Besides, in this embodiment, in order to cover two modes of digital money as first and second digital money, respectively, each of the control programs 5A, 5B is

20 produced in corresponding relation to a protocol for each of the digital money.

Additionally, logical cutoff takes place between the ROM 22 and an external connection terminals of the protocol controller 20, and the control programs 5A, 5B are written

25 at the time of the fabrication of the protocol controller 20. That is, the ROM 22 in the protocol controller 20

according to this embodiment is constructed in the form of a mask ROM.

The CPU (processing section) 21 is, for example, of a 16-bit type, and is for controlling the treatments of the

5 first digital money and the second digital money by controlling the operations of various types peripheral control circuits mounted on the protocol controller 20.

The RAM 23 is to be used as a working area of the CPU 21, or for other purposes.

10 The interface circuit 3 is connected to an external circuit, such as an external storage section or an external memory (external storage section) 54 to perform an interface function between this external circuit and the CPU 21. In the case of FIG. 11, the external memory 54 is
15 connected as the external circuit to the protocol controller 20. In this instance, as the external memory 54 to be connected thereto, for example, there are an exterior type ROM 54a, an exterior type RAM 54b, an FROM (FLASH ROM) 54c, and other memories (see FIG. 23). Incidentally, the
20 exterior type ROM 54a is to be used as a program storing external storage section for storing a program, such as an OS.

The address bus 24 and the data bus 25 establish interconnections among the CPU 21, the ROM 22, the RAM 23, 25 the interface circuit 3, and the circuits 26, 27, 29, 31 to 35, 36A, 36B, 38, 42 and 43, which will be described herein later, thereby effecting the interchange of addresses/data.

Each of the peripheral control circuits, provided in the protocol controller 20 according to this embodiment, is for fulfilling a control function related to the digital money processing. Concretely, such circuits 26, 27, 29, 31
5 to 35, 36A, 36B, 38, 42 and 43 are provided as the peripheral control circuits.

Each of serial transmission/receive control circuits (communication control circuits) 26 operates under control of the CPU 21 and the control programs 5A, 5B, and is for
10 controlling communications with external units (for example, a host system 51, a sub-system 52, a printer 53, and others). The protocol controller 20 according to this embodiment is equipped with three communication ports (see P0, P1 and P2 in FIG. 17), and is provided with three
15 serial transmission/receive control circuit (Serial Tr/Rv) 26 respectively corresponding to the three ports.

Besides, the transmission/receive between each of the serial transmission/receive control circuits 26 and each of three external units (the host system 51, the sub-system 52
20 and the printer 53) is done through each of RS232C drivers 50a to 50c. Further, the host system 51 is, for example, an ATM, a POS terminal, or the like, while the sub-system 52 is, for example, another IC card reader/writer, or the like, and even, the printer 53 is, for example, for
25 printing receipts. Additionally, programs (device control programs, a communication control program) for controlling the serial transmission/receive control circuits 26 involve

a printer handler 531A, a HOST procedure handler 532A and RS232C drivers 531B/532B, 537B in the control program 5A or 5B (see FIG. 13 or 15).

A memory parity generator checker 27 is for performing 5 parity check in the external memory 54 (RAM 43b) connected to the protocol controller 20 while undergoing control of the CPU 21 and the control programs 5A, 5B.

An LCD control circuit (display control circuit) 29 is for controlling a controller built-in type LCD (Liquid 10 Crystal Display) 56, serving as a display unit connected to the protocol controller 20, while undergoing control of the CPU 21 and the control programs 5A, 5B. Control programs (device control programs) for controlling this LCD control circuit 29 involve an LCD handler 533A and an LCD driver 15 533B in the control program 5A or 5B (see FIG. 13 or 15).

A keyboard control circuit (input control circuit) 31 is for conducting input processing of a signal from a keyboard (KB) 60, serving as an input device, through a bus control circuit 59 under control of the CPU 21 and the 20 control programs 5A, 5B. Programs (device control programs) for controlling this keyboard control circuit 31 include a KB handler 534A and a KB driver 534B in the control program 5A or 5B (see FIG. 13 or 15).

A green button control circuit (input control circuit) 25 32 works under control of the CPU 21 and the control programs 5A, 5B to conduct input processing of a signal from a green button (GB) 61, being an input unit connected

to the protocol controller 20, and additionally to execute control on lighting/lighting-out of this green button 61 and others. Programs (device control programs) for controlling this green button control circuit 32 include a 5 GB handler 535A and a GB driver 535B in the control program 5A or 5B (see FIG. 13 or 15). Incidentally, the green button 61 actually comprises two buttons 61a, 61b, which are for confirming whether or not the user has an intention to render a payment of the utilization of digital money or 10 the like, and which are controlled to light in green when urging the user for operation.

A pulse generator (display control circuit) 33 operates under control of the CPU 21 and the control programs 5A, 5B to generate a pulse signal for actuating a 15 buzzer 62 acting as a display unit to be coupled to the protocol controller 20, thereby making the buzzer 62 sound.

MS serial input control circuits 34 work under control of the CPU 21 and the control programs 5A, 5B to conduct input processing of a signal from a magnetic stripe reader 20 (MS reader) 63 serving as an input unit to be connected to the protocol controller 20, with the protocol controller 20 according to this embodiment being equipped with four MS serial input control circuits 34 for dealing simultaneously with MS read data corresponding to four tracks.

25 A card conveyer control circuit 35 is subjected to control of the CPU 21 and the control programs 5A, 5B, and is for controlling the operation of a card conveyer 64 to

be connected to the protocol controller 20. Incidentally, the card conveyer 64 is for conveying IC cards 330, for example, in an IC card reader/writer.

IC card control circuits (medium control circuits) 36A,

- 5 36B undergo control of the CPU 21 and the control programs 5A, 5B to execute control related to the IC cards (portable type mediums) 330 accommodating digital money. In the protocol controller 20 according to this embodiment, two ports A and B are prepared for purpose of directly dealing
- 10 with two IC cards 330, while the two IC card control circuits 36A, 36B are provided in terms of these ports A, B, respectively. Programs (device control programs) for controlling these IC card control circuits 36A, 36B involve an IC card handler 536A and an IC card driver 536B in the
- 15 control program 5A or 5B (see FIG. 13 or 15). Incidentally, the IC cards are based upon, for example, ISO7816.

Each of these IC card control circuits 36A, 36B is composed of a card reset control circuit 39, a card C4/C8 control circuit 40 and a card data input/output control circuit 41.

The two ports A, B in the protocol controller 20 are, as data transfer signal lines, equipped with a data line, a C4 signal line, a C8 signal line and a reset signal line (one for each). The card reset control circuit 39 is for controlling a reset signal to be outputted through the aforesaid reset signal line to the IC card 330, while the card C4/C8 control circuit 40 is for output-controlling a

C4/C8 signal to the IC card 330 through the C4 signal line or the C8 signal line, and is further for input-controlling the C4/C8 signal from the IC card 330 therethrough, and even the card data input/output control circuit 41 is for executing serial output control of data to the IC card 330 through the aforesaid data line, and is additionally for performing serial input control of data from the IC card 330 therethrough.

In addition, in this embodiment, a demultiplexer 340 intervenes between the protocol controller 20 and the IC cards 330, whereby the protocol controller 20 has a feature to control a maximum of six IC cards 330 through the use of the two ports A, B, that is, the two IC card control circuits 36A, 36B. Besides, in FIG. 11, the six IC cards 330 are represented with ICC0 to ICC5, respectively, with the ICC0 to ICC5 being respectively set in the actual card ports to which port numbers 0 to 5 are assigned (which will be referred hereinafter to as ports 0 to 5).

The demultiplexer 340 functions as a data transfer control unit (card switch) to establish proper connections between the six IC cards 330 and the IC card control circuits 36A, 36B (ports A, B) of the protocol controller 20 for the data transfer therebetween, that is, to selectively switch the two IC cards 330 to be accessed by the protocol controller 20 and the ports A, B to make connections therebetween.

In addition, the demultiplexer 340 includes latch circuits 343-0 to 343-5 and 348-0 to 348-5 for latching the states of signals (data, C4/C8 signals, reset signals) to the IC cards 330 (non-accessed objects), which are not to be accessed, in the protocol controller 20 (see FIGs. 29 and 30). Incidentally, a detailed and concrete configuration of the demultiplexer 340 will be described herein later with reference to FIGs. 29 to 31.

Moreover, the protocol controller 20 is provided with a card selector 43 which is for supplying the demultiplexer 340 with a select signal which selects and specifies the IC card 330 to be connected to each of the ports A, B as an object to be accessed, for accomplishing the switching operation of the demultiplexer 340. The IC cards 330, which are not selected by the select signals from the card selector 43, are treated as non-accessed objects, and the states of signals to the non-accessed IC cards 330 are made to be latched in the latch circuits 343-0 to 343-5 and 348-0 to 348-5 immediately before the transition to the non-accessed situations.

Besides, the card selector 43 is made to set a select signal through the use of an IC card port allocation register (see FIG. 33), and to output that select signal to the demultiplexer 340. The details of the select signal will be described herein later with reference to FIGs. 33 and 34. Further, the concrete switching operation of the

demultiplexer 340 to be caused by the select signal will be described herein later with reference to FIGS. 35 and 36.

Each of card clock generators 38 is for generating a clock signal (control clock) to be supplied through a clock signal line 350 to each of a maximum of six IC cards 330 connectable to the protocol controller 20 according to this embodiment, with the number thereof being equal to the maximum number (that is, 6) of IC cards 330 to be put into connection.

In this way, according to this embodiment, the clock signals to be used for the respective IC cards 330 are fed through the clock signal lines 350, whose number is the same as the number of IC cards 330 (that is, it assumes 6), to the IC cards 330, while the six IC cards 330 share, through the demultiplexer 340, the data transfer signal lines (the data line, the C4 signal line, the C8 signal line, the reset signal line, and others) installed in the two ports A, B of the protocol controller 20.

Furthermore, in this embodiment, the power supply to the respective IC cards 330 is effected through the use of a voltage selector 360 and a power regulator 370. In this case, the power regulator 370 is designed to generate and output two kinds of voltages: 3V and 5V, while the voltage selector 360 chooses one of 3V and 5V in accordance with an instruction from the demultiplexer 340 and supplies the chosen one to each of the IC cards 330. A detailed configuration of the power supply system including this

voltage selector 360 will be described herein later with reference to FIG. 32.

Additionally, the protocol controller 20 includes two card power control circuits 42 each for generating a

- 5 designating signal of the voltage 3V/5V to be supplied to the IC cards 330 and for outputting it to the demultiplexer 340. The signal from each of the card power control circuits 42 is sent via the demultiplexer 340 to the voltage selector 360 which in turn, performs the voltage
- 10 switching operation in accordance with that signal. In addition, if the failure of the power supply to each of the IC cards 330 occurs for some reason, the voltage selector 360 is to inform the card power control circuits 42 of that fact (power fail).

- 15 Besides, although not illustrated in FIG. 11, IC card mounting notice lines are laid between the ports A, B of the protocol controller 20 and the ports 0 to 5 for the IC cards 330. As will be described herein later with reference to FIG. 31, the information representative of
- 20 whether or not each of the IC cards (ICC0 to ICC5) 330 is mounted in each of the ports 0 to 5 goes through the corresponding IC card mounting notice line and the demultiplexer 340 to the IC card control circuits 36A, 36B.

- 25 The above-mentioned peripheral control circuits 26, 27, 29, 31 to 35, 36A, 36B, 38, 42 and 43 are not always connected to the above-described various devices, designated at the reference numerals 51 to 54, 56 and 59 to

64, for controlling these devices, but are previously incorporated into the protocol controller 20 to control these devices when needed. This contributes to the realization of an extremely high flexibility of the
5 protocol controller 20 according to this embodiment.

[1-1] Description of Method for Identification of Exterior Type ROM Connection

Secondly, referring to FIG. 12, a description will be made hereinbelow of a method of identifying or checking
10 whether or not the exterior type ROM (external ROM) 54a functioning as a program storing external storage section is in connection with the protocol controller 20 according to this embodiment. Incidentally, FIG. 12 illustrates an address space in the protocol controller 20 according to
15 this embodiment.

According to this embodiment, the CPU 21 in the protocol controller 20 fulfills an identification means to judge whether or not the exterior type ROM 54a is connected through the interface circuit 3 to the protocol controller
20. If this identification means judges that the exterior ROM 54a is in connection, the CPU 21 reads out a program (for example, OS) stored in this exterior type ROM 54a and starts it.

In this embodiment, for example, as shown in FIG. 12, the address space is allocated to the built-in ROM 22, the built-in RAM 23, the exterior type ROM 54a, the exterior type RAM 54b and the exterior type FFROM 54c. In the

protocol controller 20 according to this embodiment, for example, addresses C00000 to EDFFFF are allocated to the exterior type ROM 54a.

In this case, 0x0000 is previously stored in the
5 leading two bytes (a shaded portion in FIG. 12: addresses C00000 to C00001) of the exterior ROM 54a while, in the protocol controller 20, all the data signal lines of the data bus 25 to be connected to the exterior type ROM 54a are connected through a pull-up resistor to a high electric
10 potential.

With this configuration, if only reading out the data at the logical addresses C00000 to C00001, the CPU 21 can identify the presence or absence of the exterior type ROM 54a. That is, in the case of the exterior ROM 54a being in
15 connection, the CPU 21 reads out the data 0x0000 from the exterior type ROM 54a through the data bus 25. Conversely, in the case that no connection of the exterior type ROM 54a takes place, since all the data signal lines of the data bus 25 are pulled up, the CPU 21 performs the operation
20 equivalent to reading out the data 0xfffff.

Thus, in this embodiment, the CPU 21 can identify the connection/non-connection of the exterior type ROM 54a by judging whether the value obtained as the readout result from the logical addresses C00000 to C00001 is 0x0000 or
25 0xfffff.

[1-2] Description of Control Program Structure

Furthermore, referring to FIG. 13, a description will be given hereinbelow of a control program structure in the protocol controller 20 according to this embodiment.

As shown in FIG. 13, the control program 5A to be stored in the ROM 22 is composed of a boot program (BOOT) 520, an OS (operating system) 521, an application program 522, a first digital money protocol control program 523-1, a second digital money protocol control program 523-2 and a group of device control programs 530.

The BOOT 520 is made to be initially put into activation for starting the control program 5A, and it starts the OS 521.

The device control program group 530 functions as a plurality of device control programs for controlling external circuits connected to the interface circuit 3 and the peripheral control circuits noted before with reference to FIG. 11, and usually a pair of handler and driver organize one device control program. In this embodiment, the above-mentioned handlers 531A to 536A and drivers 531B to 537B for use as the device control programs.

The first digital money protocol control program 523-1 and the second digital money protocol control program 523-2 are for controlling the programs pertaining to the device control program group 530 in correspondence to two kinds of digital money, respectively.

The application program 522 is for controlling the programs pertaining to the device control program group 530

and the two kinds of protocol control programs 523-1 and 523-2.

[1-3] Description of Control Telegraphic Statement

Referring to FIG. 14, a description will be taken

5 hereinbelow of a configuration of a control telegraphic statement 130 for use in the protocol controller 20 according to this embodiment.

In the control program 5A in this embodiment, the application program 522 receives the control telegraphic

10 statement 130, shown in FIG. 14, from an external unit, such as the host system 51 or the like, through the serial transmission/receive control circuit 26, and thereby controls the programs pertaining to the device control program group 530 and the two kinds of protocol control 15 programs 523-1, 523-2 in accordance with the contents of that control telegraphic statement 130.

In this instance, as shown in FIG. 14, the control telegraphic statement 130 has an N-byte data field 136, and is for transferring data in a state of its being stored in 20 the data field 136. To the data to be transferred, there are given a 1-byte data header DH1 and a 1-byte data header DH2 in addition to a data length field 135 denoting a length L of data stored in the data field 136 to be transferred.

25 In addition, in the case of the control telegraphic statement 130 in this embodiment, the data header DH1 is used as the digital money classification field 131 or the

device classification field 133, while the data header DH2 is used as the transaction classification field 132 or the instruction field 134.

In this case, the specified data to be taken for when
5 the data header DH1 is used as the digital money classification field 131 and the specified data to be taken for when it is used as the device classification field 133 assume values mutually exclusive of each other. When the data header DH1 is for use as the digital money
10 classification field 131, the data header DH2 functions as the transaction classification field 132. Conversely, when the data header DH1 is for use as the device classification field 133, the data header DH2 acts as the instruction field 134.

15 More concretely, for example, as shown in FIG. 14, in the data header DH1, there are written 1-byte data "0x01", "0x02", "0x81", "0x82", "0x83", "0x84" and "0x85".

Of these 1-byte data, "0x01" and "0x02" are each for specifying a digital money classification, with "0x01" 20 specifying the first digital money while "0x02" designating the second digital money. Accordingly, if "0x01" or "0x02" is written in the data header DH1, the data header DH1 functions as the digital money classification field 131.

In contrast with this, "0x81" to "0x85" specify an IC card, a GB (green button), a KB (keyboard), an LCD, an RS232C in the device classification, respectively; consequently, any one of "0x81" to "0x85" is written in the

data header DH1, the data header DH2 has a feature as the device classification field 133.

Furthermore, in the case that "0x01" or "0x02" is written in the data header DH1, in the data header DH2, for example, there are written "0x01" to "0x04" which form 1-byte data for specifying the classification of the transaction to be done through the designated digital money. These data "0x01" to "0x04" accomplish the designation of transaction classifications, such as payment, refundment, withdrawal and deposit, respectively.

Still further, if any one of "0x81" to "0x85" is written in the data header DH1, then, in the data header DH2, for example, there are written "0x01" to "0x07" which produce 1-byte data for specifying instructions to the device designated. These data "0x01" to "0x07" accomplish the designation of instructions, such as state read, power control, drawing, ejection, data transfer, card setting wait and card extraction wait, respectively.

The application program 522, when the data header DH1 and the data header DH2 in the control telegraphic statement 130 it has received are respectively used as the digital money classification field 131 and the transaction classification field 132, makes the protocol control program 523-1 or 523-2 for the digital money specified by the digital money classification field 131 carry out the transaction designated by the transaction classification field 132.

On the other hand, when the data header DH1 and the data header DH2 in the control telegraphic statement 130 received are respectively used as the device classification field 133 and the instruction field 134, the application
5 program 522 communicates the instruction described in the instruction field 134 to the device control program (a pair of handler/driver in the device control program group 530), which is for controlling the device specified by the device classification field 133, and makes it execute this
10 instruction, while transmitting a response to the instruction from the device control program as a response telegraphic statement to the instruction issuer (that is, the issuer of the control telegraphic statement 130; for example, the host system 51) through the serial
15 transmission/receive control circuit 26.

[1-4] Description of Another Structure of Control Program

Referring to FIG. 15, a description will be made hereinbelow of another example of control program structure
20 in the protocol controller 20 according to this embodiment.

As shown in FIG. 15, the control program 5B to be put in the ROM 22 is based upon the addition of a device router (path control program) 540 and a table 550 to the control program 5A described above with reference to FIG. 13. In
25 FIG. 15, the same numerals as those used above depict the same or substantially same parts, and the description thereof will be omitted for brevity.

In the following description, the programs pertaining to the device control program group 530, the application program 522 and the protocol control programs 523-1, 523-2 will sometimes be referred to as modules.

5 The device router (path control program) 540 is for providing a feature capable of establishing interconnections between the aforesaid modules. In the case of the use of the control program 5B to be described here, a peculiar module identifier is given to each of the
10 modules in advance, and the device router 540 makes interconnections between the modules by using the module identifier of the connection-requesting module and the module identifier of the connection-accepting module as parameters, and produces the interchange of the control
15 telegraphic statement 130, mentioned above, between these modules.

At this time, if the connection-accepting module belongs to an external unit (for example, the host system 51 or the like) connected through communication ports P0 to 20 P2 of the protocol controller 20, the device router 540 makes the HOST procedure handler 532A or the RS232C drivers 531B/532B, 537B, serving as the communication control programs, control the serial transmission/receive control circuit 26, thereby making a connection between the 25 connection-requesting module in the protocol controller 20 and the connection-accepting module in the external unit.

In this instance, it is also appropriate that, as shown in FIG. 17, the external unit to be connected to the protocol controller 20 to develop into the object of communication is a processing unit (for example, a personal computer) having the same ability as that of the protocol controller 20 according to this embodiment, or that it is another protocol controller 20 having the same configuration (ability) as that of the protocol controller 20 according to this embodiment, which is incorporated into 5 a transaction apparatus.

10

Furthermore, in the case that, as shown in FIG. 17, a plurality of protocol controllers 20 are connected in a cascade fashion from the host system 51, such as POS/ECR/ATM, through the use of the three communication 15 ports P0 to P2 of the protocol controller 20, the interface function of the device router 540 also permits the intercommunications among these protocol controllers 20 and host system 51.

If the protocol controller 20 is to be communicably connected to an external unit (a processing unit or another protocol controller 20) having a module, a peculiar module identifier is assigned to even the module pertaining to the external unit and capable of being an object of communication, while the protocol controllers 20 and the 20 external units are also provided with a device router 540 and a peculiar path identifier (which enables the identification of the connection-accepting module) is given 25

thereto in advance. In this case, the device router 540 sets up interconnections between the modules by using, as the parameters, the module identifier of the connection-requesting module, the module identifier of the connection-accepting module and the path identifier of the unit to which the connection-accepting module pertains.

In this embodiment, in order to make the interconnections between the modules through the use of the module identifiers and the path identifier as mentioned above, the control program 5B contains the table 550 retaining the correspondence between each of the module identifiers and each of the path identifiers indicative of the units to which the module-identifier given modules pertain. The contents of this table 550 depend upon the configuration of hardware (system) to be built in the protocol controller 20. In this system, a table 550 having the same contents is placed in all the units (protocol controllers 20 or processing units) interconnected communicably and equipped with a built-in device router 540.

The concrete contents of this table 550 are shown in FIGs. 16A and 16B.

In the case that a plurality of protocol controllers are cascade-connected as shown in FIG. 17, a correspondence among the path identifier of each of the protocol controllers, the path identifier of the host protocol controller connected to that protocol controller, and the communication port number (the definition of the protocol

P A T E N T D R A F T

controller arrangement) is retain in the table 550 as shown in FIG. 16A.

The contents of the table 550 as shown in FIG. 16A signify the following arrangement. That is, the protocol controller having the path identifier #90 forms a root (ROOT), while the protocol controller with the path identifier #01 is connected to the port #1 in the protocol controller with the path identifier #90, the protocol controller with the path identifier #02 is connected to the port #1 in the protocol controller with the path identifier #01, the protocol controller with the path identifier #03 is connected to the port #2 in the protocol controller with the path identifier #01, the protocol controller with the path identifier #04 is connected to the port #1 in the protocol controller with the path identifier #02, and the protocol controller with the path identifier #05 is connected to the port #2 in the protocol controller with the path identifier #02.

In addition, as shown in FIG. 16B, a correspondence between an module identifier given to each of all modules, a plurality of protocol controllers include, and the path identifier of the protocol controller, to which that module pertains, [the definition of module identifiers (device numbers)] is retained together with its module name (or a name of a device controlled by the module) in the table 550.

As seen from the contents of the table 550 as shown in Fig. 16B, the module with the module identifier #01

pertains to the protocol controller with the path identifier #01, the module (device name: ICCRW01) with the module identifier #02 pertains to the protocol controller with the path identifier #02, the module (device name: 5 ICCRW02) with the module identifier #03 belongs to the protocol controller with the path identifier #02, the module (device name: LCD) with the module identifier #20 belongs to the protocol controller with the path identifier #01, and the module (device name: KEY) with the module 10 identifier #21 belongs to the protocol controller with the path identifier #01.

Such contents (the aforesaid correspondence) residing in the table 550 can be set/ altered by the CPU 21 on the basis of a telegraphic statement the serial 15 transmission/receive control circuit 26 receives. Further, it is also possible that the table 550 is stored in the external memory 54 connected through the interface circuit 3, in place of being put in the control program 5B.

In this embodiment, the device router 540, when making 20 a connection between the modules, retrieves the contents of the table 550 (in this case, the contents shown in FIG. 16B) in relation to the module identifier of the connection-accepting module for obtaining the path identifier corresponding to the module identifier of the 25 connection-accepting module.

If the path identifier obtained through the retrieval coincides with its own path identifier, because this means

that the connection-requesting module and the connection-accepting module pertain to the same protocol controller 20, the device router 540 sets up the interconnection between these modules in the protocol controller 20. Conversely,

- 5 if the path identifier obtained through the retrieval does not coincide with its own path identifier, the device router 540 judges that the connection-accepting module belongs to a different protocol controller, and, hence, retrieves the contents of the table 550 (in this case, the
- 10 contents shown in FIG. 16A) in relation to that path identifier for first recognizing the connection status of the different protocol controller, and then controls the serial transmission/receive control circuit 26 through the use of the HOST procedure handler 532A and the RS232C
- 15 drivers 531B/532B, 537B, thereby establishing the connection between the connection-requesting module in the protocol controller 20 and the connection-accepting module in the different protocol controller.

Besides, if processing units (a), (b) of a personal computer or the like, having the following configurations, are connected as external units to the protocol controller 20 according to this embodiment, communications are possible between these processing units (a), (b) and the protocol controller 20.

- 25 The processing unit (a) is made up of a CPU, a memory for storing a control program 5B similar to that mentioned before, and a communication control circuit for controlling

communications with an external unit (in this case, a protocol controller 20), with this control program 5B being composed of at least a communication control program for the communication control circuit (comprising equivalents

5 to the HOST procedure handler 532A and the RS232C drivers 531B/532B, 537B noted above), a path control program with a peculiar path identifier (an equivalent to the device router 540 noted above), and modules with peculiar module identifiers (an application program, a protocol control

10 program, device control programs, and others). Where such a processing unit (a) is connected to a protocol controller 20, the communications between the processing unit (a) and the protocol controller 20 is completely the same as the interconnections between two protocol controllers 20.

15 The processing unit (b) is made up of a CPU, a memory for storing a program 5, and a communication control circuit for controlling communications with an external unit (in this case, a protocol controller 20), with this memory storing at least a communication control program for

20 controlling the communication control circuit and an application program capable of issuing requests for connections to various types of modules within the protocol controller 20, being in connection with the communication control circuit, to the device router 540 in the protocol

25 controller 20. Where such a processing unit (b) is connected to a protocol controller 20, when receiving a connection request from the processing unit (b), the device

router 540 of the protocol controller 20 makes a connection between the corresponding module in the protocol controller 20 and the processing unit (b).

[1-5] Description of Example of Transaction

5 Processing by Protocol Controller

Referring to FIGs. 18 and 19, a description will be made hereinbelow of an example of transaction processing using the protocol controller 20 according to this embodiment.

10 In the example as shown in FIG. 18, a digital money (IC card) handling unit 70, forming a transaction apparatus, internally includes the protocol controller 20, and is equipped with a protocol controller application for controlling this protocol controller 20, and an upper 15 (host) application to be run by a host processing section (CPU) 72 to control this protocol controller application.

In a state where two IC cards (portable type mediums) 330-1, 330-2 are connected to the protocol controller 20, if the host processing section 72 makes a request for 20 digital money transfer from one IC card 330-1 to the other IC card 330-2 to the protocol controller 20 (see an arrow indicated by the circled numeral 1), the protocol controller 20 conducts the actual digital money transfer processing (see an arrow indicated by the circled numeral 2), with the processing result being given from the 25 protocol controller 20 to the host processing section 72 (see an arrow indicated by the circled numeral 3).

That is, the host processing section 72 (upper application) can handle a plurality of digital money different in mode from each other in a manner of only issuing a request for a transaction on digital money

5 without paying no attention to the digital money protocol depending on the mode.

In an example as shown in FIG. 19, two digital money handling units 70, each identical to that described above, are provided to assume a system in which these units 70, 70

10 are connected to each other to be mutually communicable through a network 71, where digital money transfer between IC cards 330-1, 330-2 takes place with the IC cards 330-1, 330-2 being connected to protocol controllers 20, 20 of these two units 70, 70, respectively.

15 In this instance, an intercommunication path is first established between host processing sections 72, 72 in the two units 70, 70 (see arrows indicated by the circled numeral 1), and then the host processing section 72 of one unit 70 makes a request for digital money transfer from one
20 IC card 330-1 to the other IC card 330-2 to the protocol controller 20 of the one unit 70 (see an arrow indicated by the circled numeral 2). In response to this request, the actual digital money transfer processing is effected through the intercommunication path on the network 71
25 between the two protocol controllers 20, 20 (see arrows indicated by the circled numeral 3). Following this, the protocol controller 20 of the one unit 70 informs the host

processing unit 72 of that processing result (see an arrow indicated by the circled numeral 4), and the intercommunication path is lastly cut off (see arrows indicated by the circled numeral 5).

5 That is, also in this example, the host processing sections 72, 72 of the two units 70, 70 can handle a plurality of digital money, different in mode from each other, through the network 71 in a manner of only issuing a request for a transaction on digital money without paying
10 no attention to the digital money protocol depending on the mode.

[1-6] Description of Example of Concrete Application of Protocol Controller

Referring to FIGs. 20 to 22, a description will be
15 given hereinbelow of an example of concrete application of the protocol controller 20 according to this embodiment (example of incorporation into various types of transaction apparatus).

FIG. 20 is a block diagram showing an example of
20 configuration of an ATM (Automatic Teller Machine) 80 into which incorporated is the protocol controller 20 according to this embodiment. As shown in Fig. 20, the ATM 80 is made up of a control circuit (controller) 81, a screen/touch panel (Screen+Touch Panel) 82, a printer 83, a
25 card reader/writer (Card R/W) 84 and a protocol controller block 88, and is connected to a host 89.

Furthermore, the protocol controller block 88 contains the protocol controller 20 according to this embodiment, while this protocol controller 20 is connected to an exterior type RAM 54b, and further connected to a PIN pad 88a, which is for inputting PINs (Personal Identification Numbers), in the form of a device.

In this instance, the control circuit 81 is for controlling the printer 83, the card reader/writer 84 and the protocol controller 20 in accordance with a signal from the host 89 or the screen/touch panel 82, or the like.

Further, the card reader/writer 84 gains the write/readout access to an IC card 330, and further has a function to read out an emboss section 86 made on the IC card 330 and magnetic information in a magnetic stripe portion (MS) 87 on the IC card 330.

Such an ATM 80 has various and diverse features, and is for handling extremely complicated IC cards 330 or the like, but all the features are impossible to achieve by the protocol controller 20. For this reason, the ATM 80 make use of the functions of the protocol controller 20 in conducting the processing related to a protocol for each of digital money (see arrows indicated by the circled numeral 1) or the processing concerning the cryptography of PIN (see arrows indicated by the circled numeral 2), whereas the control circuit 81 is made to conduct all the I/O control (for example, handling of the IC card 330, input of

an amount of money, screen display, printing-out, and others) other than these processing.

For instance, although the actual I/O control to the card reader/writer 84 is done by the control circuit 81 as mentioned above, the control circuit 81 asks the protocol controller 20 to conduct, of the I/O control, the processing of a portion pertaining to the digital money protocol as shown by the arrows with the circled numeral 1, whereupon this protocol controller 20 conducts it through the use of a protocol control program for the mode of the digital money to be processed.

Furthermore, there is a case in which there is a need to encrypt the PIN, depending upon the digital money protocol. If handling such a digital money, the control circuit 81 makes the protocol controller 20 run the cryptography of the PIN inputted from the PIN pad 88a or the decryption of the PIN encrypted as shown by the arrows with the circled numeral 2.

Thus, when the control circuit 81 conducts the processing through the use of the protocol controller 20, an operation request function by the foregoing control telegraphic statement 130 and a path control function by the device router 540 are effectively feasible.

FIG. 21 is a block diagram showing configurations of a POS system 90 incorporating the protocol controller 20 according to this embodiment, and an external card reader/writer 150. As shown in FIG. 21, the POS system 90

is made up of a main board 91, a display 92, a printer 93, an MS reader 94, a keyboard (KB) 95, a drawer 96 and a reader/writer interface adapter (R/W I/F Adapter) 97, and is connected to the external card reader/writer 150.

5 The reader/writer interface adapter 97 of the POS system 90 involves the protocol controller 20 according to this embodiment, while this protocol controller 20 is connected through serial driver/receiver 50d and 50e to the main board 91 and to the external card reader/writer 150,

10 and further connected through a demultiplexer 340 (omitted from the illustration in FIG. 21) to four SIMs (Subscriber Identity Modules) 331 and to an IC card 330 functioning as a merchant card. In this case, the main board 91 receives a signal from the MS reader 94 or the keyboard (KB) 95 to

15 control the operations of the display 92, the printer 93 and the drawer 96.

The external card reader/writer 150 involves the protocol controller 20 according to this embodiment, while this protocol controller 20 is connected through a serial driver/receiver 50f to the POS system 90, and further connected to an LCD 56, a keyboard 60, a green button 61, a buzzer (Bz) 62 and an IC card 330 each of which forms a device.

The POS system 90 is employed, for example, as a

25 register in stores, and is connected to the aforesaid external card reader/writer 150, so that, when a customer performs a payment by digital money, the IC card 330 is

mounted in the external card reader/writer 150 and the keyboard 60 or the green button 61 are manipulated by reference to the indication on the LCD 56, thereby accomplishing the payment of a predetermined amount of
5 money. At this time, the two protocol controllers 20, 20 are cascade-connected under the main board 91 so that the digital money transfer processing between the IC card (merchant card) 330 on the POS system 90 side and the customer's IC card 330 in the external card reader/writer
10 150 takes place through these protocol controllers 20, 20.

FIG. 22 is a block diagram showing an example of configuration of a hand-held POS terminal (handy POS) 160 incorporating the protocol controller 20 according to this embodiment. As shown in FIG. 22, the hand-held POS
15 terminal 160 is composed of a main board 161, a display 162, a touch panel 163, a keyboard (KB) 164, a buzzer (Bz) 164, a printer 172, a PC card interface (PCMCIA) 166, a radiocommunication section (SSRF) 167, a scanner 168, a serial driver/receiver 170, and a protocol controller block
20 171.

Furthermore, the protocol controller block 171 is provided with the protocol controller 20 according to this embodiment, where the main board 161 is connected through the serial driver/receiver 170 and a serial driver/receiver
25 50g to this protocol controller 20, and an MS reader 63, an IC card 330 and four SIMs 331 are further connected thereto.

In this instance, the main board 161 is connected through the serial driver/receiver 170 to the scanner 168, while it is additionally connected through the PC card interface (PCMCIA) 166 and the radiocommunication section 5 (SSRF) 167 to a host 169. Moreover, the main board 161 receives signals from the touch panel 163 and the keyboard 164 to control the operations of the buzzer (Bz) 165 and the printer 172.

The hand-held POS terminal 160 is used for when a 10 customer, making a payment, renders a settlement while, if in a restaurant or the like, remaining seated without leaving for a register (POS terminal). When rendering a payment by digital money, the touch panel 163 or the keyboard 164 is manipulated in a state where a customer's 15 IC card 330 is set in the hand-held POS terminal 160, thereby accomplishing the necessary settlement. The information about the settlement (an amount of money paid, and others) is communicated from the host 169 to the hand-held POS terminal 160 by means of radio transmission, while 20 the information about the digital money drawn out from the IC card 330 is radio-transmitted from the hand-held POS terminal 160 to the host 169. In this way, the protocol controller 20 in the hand-held POS terminal 160 is employed 25 for when digital money is drawn out from the IC card 330 for settlement.

In the protocol controller 20 according to this embodiment, since the ROM 22 is constructed as a mask ROM as mentioned before, it is also appropriate that a plurality of cipher keys or a set of cipher keys are stored 5 in this ROM 22 in advance so that one key is selected from these cipher keys or set of cipher keys to be used together with the control program 5A or 5B.

In this case, the protocol controller 20 is internally designed such that one of the plurality of cipher keys or

10 one of the cipher key set is specified by a telegraphic statement received from the external through the serial transmission/receive control circuit 26. Further, it is also acceptable that one of the plurality of cipher keys or one of the cipher key set is specified through the use of 15 an external storage section (for example, the exterior type ROM 54a) connected through an interface circuit.

In such a manner that a plurality of cipher keys or a set of cipher keys are previously stored in the ROM 22 in the protocol controller 20 to be selectively switched from 20 the exterior of the protocol controller 20, it is possible to deal with a plurality of cipher keys or a set of cipher keys while ensuring the security of the cipher keys.

[1-8] Description of Effects Attainable by Protocol Controller according to this Embodiment

25 As described above, with the protocol controller 20 forming an embodiment of this invention, one protocol controller 20 can handle a plurality of digital money

different in mode from each other, and it can be used in common among various types of transaction apparatus (for example, the ATM 80, the POS system 90, the external card reader/writer 150, and the hand-held POS terminal 160,

5 mentioned before). At this time, if various types of peripheral control circuits are contained (integrated) in the protocol controller 20, a portion common to the various types of transaction apparatus is enlargeable.

In addition, in the protocol controller 20, since the

10 ROM 22 for storing the control program 5A or 5B is constructed as a mask ROM, it is possible to inhibit the access to the control program 5A or 5B from the exterior of the protocol controller 20 coupled with ensuring the security. Additionally, the possible connection of the 15 exterior type ROM 54a, which is to serve as a program storing external storage section, to the protocol controller 20 enhances the extendibility of the protocol controller 20.

Furthermore, the use of the control telegraphic

20 statement 130 enables the designation of the classification (protocol control program) of digital money, to be used, from the exterior of the protocol controller 20, and further enable the direct control of the various types of peripheral control circuits, incorporated into the protocol 25 controller 20, from the external, which allows the execution of processing (for example, using an IC card reader/writer irrespective of the processing on the digital

money) other than the processing on various kinds of digital money.

Still further, a protocol controller 20 can singly be incorporated into a transaction apparatus and others, and, as shown in FIG. 17, a protocol controller 20 can be connected to the host system 51 or a plurality of protocol controllers 20 can be cascade-connected to the host system 51, which permits the construction of an extremely flexible system using the protocol controller 20.

As described above, the protocol controller 20 according to this embodiment exhibits extremely high versatility and, hence, can be used in common among various types of digital money handling transaction apparatus. Thus, if an approval is gained in terms of the protocol controller 20, an approval is needed only for unique portions of apparatus other than the protocol controller 20, and the need for the approval at every digital money taking a different mode is eliminable. Accordingly, it is possible to sharply reduce the man-hour for the design and development of each of various types of transaction apparatus, and further to considerably reduce the man-hour for the approval (man-hour for the verification for an approval) in an organization or the like, and even to realize improvement of reliability concurrently with a high security performance.

[2] Description of Device Connection State

Recognizing Method for use in Protocol Controller according to this Embodiment

Referring to FIGs. 23 to 28, a description will be

5 made hereinbelow of a device connection state recognizing method to be applied to the protocol controller 20 according to this embodiment.

As described before with reference to FIG. 12, the CPU 21 of the protocol controller 20 according to this
10 embodiment is equipped with an identification means to check whether or not the exterior type ROM 54a is connection with this protocol controller 20, whereas it is also appropriate that a device connection state recognizing function, which will be described hereinbelow, is employed
15 in place of this identification means. The employment of this device connection state recognizing function enables the recognition of connection/non-connection (connection state) of various types of devices other than the exterior type ROM 54a.

20 In FIGs. 23 and 24, a CPU 21, an address bus 24 and a data bus 25 in the protocol controller 20 are illustrated in a state of being extracted, whereas circuits and others producing other components are omitted from the illustration. FIG. 23 shows a circuit arrangement of the
25 protocol controller 20 to which the exterior ROM 54a, the external type RAM 54b and the FROM (FLASH) 54c are connected as devices, while Fig. 24 shows a circuit

arrangement of the protocol controller 20 to which the external type RAM 54b and the FROM (FLASH) 54c are connected as devices. Incidentally, in this embodiment, the data bus 25 employs a 16-bit type as with that 5 mentioned before. That is, the data bus 25 comprises 16 data signal lines DT0 to DT15.

At the time of the design of the protocol controller 20, devices to be connected externally to the protocol controller 20 become apparent from the type of a 10 transaction apparatus which is to incorporate the protocol controller 20. Whereupon, in this embodiment, at the manufacture of the protocol controller 20, each of the data signal lines DT0 to DT15 of the data bus 25 is previously connected through a pull-up resistor 113 to a high electric 15 potential (+V) or connected through a pull-down resistor 114 to a low electric potential (ground: GND) to satisfy the needs of the types of devices to be connected to the protocol controller 20.

Furthermore, the CPU 21 of the protocol controller 20 20 specifies a predetermined logical address, in this embodiment the leading address C00000 of the exterior type ROM 54a (see FIG. 12), through the address bus 24 at the time of starting of the system to read out data through the data signal lines DT0 to DT15.

25 In this embodiment, in the case that the exterior type ROM 54a is connected to the protocol controller 20, the information about the devices to be connected to this

protocol controller 20 is set in advance in the leading address C00000 of the exterior type ROM 54a in the form of a 16-bit structure information register (HWSTR : Hardware Structure Register) shown in FIG. 26.

5 Thus, if the exterior type ROM 54a is in connection with the protocol controller 20, by specifying the address C00000, the CPU 21 can read out the information in the structure information register (HWSTR) through the data bus 25.

10 On the contrary, if the exterior type ROM 54a is in no connection with the protocol controller 20, by specifying the address C00000, the CPU 21 reads out the high electric potential state/low electric potential state [1 (High)/0 (Low)], generated by the pull-up resistor 113/pull-down 15 resistor 114 in the data signal lines DT0 to DT15, as the structure information data.

20 In this case, the 16-bit structure information data set by the pull-up resistor 113 and the pull-down resistor 114 is set to coincide fully with the data in the 16-bit structure information register (HWSTR) to be set at the leading address C00000 of the exterior type ROM 54a.

25 Referring to FIGs. 26 to 28, a description will be given hereinbelow of the data in the structure information register (HWSTR), that is, a method of setting the structure information data by the pull-up resistor 113 and the pull-down resistor 114.

Incidentally, the bit numbers 0 to 15 of the structure information register (HWSTR) correspond to the data signal lines DT0 to DT15 of the data bus 25, respectively.

Concretely, if the bit number i (i = 0 to 15) of the

- 5 structure information register (HWSTR) assumes 0, the data signal line DT_i is connected through the pull-down resistor 114 to the low electric potential (GND). On the other hand, if the bit number i of the structure information register (HWSTR) assumes 1, the data signal line DT_i is connected
- 10 through the pull-up resistor 113 to the high electric potential (+V).

As FIGs. 26 and 27 show, the connection (0)/non-connection (1) of an extended I/O is set when the bit number takes 0, that is, when the data signal line DT0 is

- 15 taken, while the connection (0)/non-connection (1) of an extended bus is set when the bit number assumes 1, that is, when the data signal line DT1 is taken. Further, the connection (0)/non-connection (1) of a card switch (demultiplexer 340) is set with the bit number 5, that is,
- 20 with the data signal line DT5.

Furthermore, as shown in FIGs. 26 to 28, the number of (0 to 6) IC cards 330 to be connected to the protocol controller 20 is set with the bit numbers 2 to 4, that is, with the data signal lines DT2 to DT4.

- 25 Still further, the connection (0)/non-connection (1) of a conveying device (card conveyer 64) is made with the bit number 6, i.e., the data signal line DT6, while the

connection (0)/non-connection (1) of the MS reader 63 is made with the bit number 7, i.e., the data signal line DT7.

Moreover, the connection (0)/non-connection (1) of the buzzer 62 is made with the bit number 8, i.e., the data

5 signal line DT8, while the connection (0)/non-connection (1) of the green button 61 is made with the bit number 9, i.e., the data signal line DT9, and even, the connection (0)/non-connection (1) of the keyboard 60 is made with the bit number 10, i.e., the data signal line DT10.

10 In like manner, the connection (0)/non-connection (1) of the exterior type RAM 54b is set with the bit number 11, that is, with the data signal line DT11, while the connection (0)/non-connection (1) of the exterior type FLASH 54c is set with the bit number 12, that is, with the data signal line DT12. Further, the connection (0)/non-
15 connection (1) of the exterior type ROM 54a is set with the bit number 13, that is, with the data signal line DT13, while the connection (0)/non-connection (1) of a lower unit (for example, the sub-system 52) is set with the bit number
20 14, that is, with the data signal line DT14, and even, the connection (0)/non-connection (1) of an upper unit (for example, the host system 51) is set with the bit number 15, that is, with the data signal line DT15.

For instance, in the case of the example as shown in
25 FIG. 23, at least the exterior type ROM 54a, the exterior type RAM 54b and the FROM (FLASH) 54c are connected as devices; hence, each of the data signal lines DT13, DT11,

DT12 in the protocol controller 20 is connected through the pull-down resistor 114 to the low electric potential (GND).

Moreover, in the example as shown in FIG. 24, since at least the exterior type RAM 54b and the FROM (FLASH) 54c

5 are connected as devices, each of the data signal lines DT11, DT12 in the protocol controller 20 is accordingly connected through the pull-down resistor 114 to the low electric potential (GND).

Besides, in the examples as shown in FIGs. 23 and 24,

10 since each of the data signal lines DT0, DT1 is connected through the pull-down resistor 114 to the low electric potential (GND), although not shown in FIG. 23 or 24, an extended I/O and an extended bus are also in connection.

Furthermore, the CPU 21 functions as a recognizing

15 section to recognize a connection state of a device connected to the protocol controller 20, to which it pertains, (that is, which device of the various types of devices shown in FIG. 27 is connected thereto) on the basis of the structure information data obtained by specifying
20 the logical address C00000.

Besides, contrary to the above, it is also appropriate that the data signal line DT_i of the data bus 25 is connected through the pull-up resistor 113 to the high electric potential if a device is in connection with the
25 protocol controller 20, while the data signal line DT_i of the data bus 25 is connected through the pull-down resistor

114 to the low electric potential if a device is in no connection with the protocol controller 20.

Subsequently, according to the flow chart (steps S1 to S9) as shown in FIG. 25, a description will be taken

5 hereinbelow of a procedure for the device connection state recognition in the CPU 21 of the protocol controller 20 according to this embodiment. Incidentally, in this embodiment, the CPU 21 recognizes the connection/non-connection of a device concurrently with starting the
10 driver/handler (device control program) of the device connected.

At the time of starting of the system, the CPU 21 first specifies, through the address bus 24, the logical address C00000 allocated as the leading address of the
15 exterior type ROM 54a, thereby gaining the 16-bit structure information data through the data bus 25 to judge whether or not the data obtained through the data signal line DT13 is "0" (step S1). That is, first of all, the CPU 21 recognizes whether or not the exterior type ROM 54a is in
20 connection.

If that data assumes "0" (YES route from step S1), the CPU 21 makes a decision that the exterior type ROM 54a is mounted, and then starts the OS 521 (see FIGs. 13 and 15) on this exterior type ROM 54a (step S2). On the other hand,
25 if the decision in the step S1 indicates that the data on the data signal line DT13 does not assume "0", that is, takes "1" (NO route from step S1), the CPU 21 makes a

decision that the exterior type ROM 54a is not mounted yet, and hence starts the OS 521 on the built-in ROM 22 (step S3).

After the starting of the OS 521, the CPU 21
5 successively checks the data on the data signal lines 0 to 12, 14 and 15 other than the data signal line DT13.

Concretely, "0" is set as the bit number x (step S4), before a judgment is made as to whether or not the data obtained through the data signal line DTx (x = 0 to 12, 14
10 and 15) is "1" (step S5).

If that data does not assume "1", that is, takes "0" (NO route from step S5), the CPU 21 reads out the driver/handler of the device Dx corresponding to the bit number x from the device control program group 530 (see
15 FIGs. 13 and 15) and starts it (step S6), then proceeding to a step S7 to be described hereinbelow.

On the other hand, if the decision in the step S5 shows that the data on the data signal line DTx is "1" (YES route from step S5), the CPU 21 judges that the device Dx
20 is not mounted yet, and then adds 1 to the bit number x (step S7). At this time, if a new bit number x is the bit number 13 already subjected to judgment, it further adds 1 to the bit number x (step S8).

Furthermore, the CPU 21 judges whether or not a new
25 bit number x is "16" (step S9). If x = 16 (YES route), the CPU 21 terminates the processing. If x ≠ 16 (NO route),

the CPU 21 returns to the step S5 to repeatedly conduct the same processing.

In this way, in the device connection state recognizing method in the protocol controller 20 according to this embodiment, if only reading out, as the structure information data, the high electric potential state (1)/low electric potential state (0) generated through the pull-up resistor 113/pull-down resistor 114 on the data signal lines DT0 to DT15, the CPU 21 can recognizes the device connection state on the basis of the read structure information data with no addition of a dedicated signal line for detection or the like, and can start only the driver/handler (device control program) corresponding to that device.

While the ROM 22 or the exterior type ROM 54a to be mounted on the protocol controller 20 according to this embodiment stores the control program 5A or 5B having the drivers/handlers (device control programs) for all the devices, capable of being connected to the protocol controller 20, for accomplishing the versatility, even in the case of employing such versatile ROMs 22 and 54a, the CPU 21 can recognize the device as noted above, thereby starting only the driver/handler (device control program) for the connected device.

Accordingly, it is possible to eliminate the need for preparing a ROM storing a different control program at every transaction apparatus (computer system) incorporating

the protocol controller 20 and to save the trouble to be needed in mounting a program in a ROM coupled with simplifying the component management, which contributes to considerable reduction of the cost required for the manufacture of various types of transaction apparatus (systems).

[3] Description of Method of Controlling Data Transfer between Protocol Controller according to this Embodiment and IC cards

10 As described before with reference to FIG. 11, in this embodiment, the demultiplexer 340 is interposed between the protocol controller 20 and a maximum of IC cards 330, mountable in this protocol controller 20.

That is, in this embodiment, in a way of placing the
15 demultiplexer 340 between the protocol controller 20 and the IC cards 330, the protocol controller 20 is designed to control a maximum of six IC cards 330 through the use of its two ports A and B, in other words, its two IC card control circuits 36A and 36B.

20 This demultiplexer 340 makes connections between the six IC cards 330 and IC card control circuits 36A, 36B (ports A, B) of the protocol controller 20 as needed, and functions as a data transfer control unit (card switch) for controlling data transfer therebetween, thus selectively
25 switching two IC cards 330 to be accessed by the protocol controller 20 and the ports A, B for connection therebetween.

Referring to FIGs. 29 to 31, a description will be made hereinbelow of a detailed and concrete configuration of the demultiplexer 340.

FIG. 29 shows a configuration of a switching circuit 5 in the demultiplexer 340 for signals (data and C4/C8 signals) to be bidirectionally communicated between the protocol controller 20 and the IC cards 330, FIG. 30 shows a configuration of a switching circuit in the demultiplexer 340 for signals (reset signals) to be communicated in one 10 way from the protocol controller 20 to the IC cards 330, and FIG. 31 illustrates a configuration of a switching circuit in the demultiplexer 340 for signals (IC card mounting notice signals) to be communicated in one way from the IC cards 330 to the protocol controller 20. Further, 15 as well as FIG. 11, in FIGs. 29 to 31, the six IC cards 330 (ICC0 to ICC5) are respectively mounted in the actual card ports (which will be referred hereinafter to as ports 0 to 5) to which port numbers 0 to 5 are given.

As shown in FIGs. 29 to 31, in this embodiment, the 20 demultiplexer 340 is composed of a gate controller 341, two-input one-output selectors 342-0 to 342-5, 347-0 to 347-5, six-input one-output selectors 345A, 345B, 351A, 351B, latch circuits 343-0 to 343-5, 348-0 to 348-5, and three-state input/output ports 344-0 to 344-5, 346A, 346B, 25 349-0 to 349-5.

The gate controller 341 operates when receiving a system clock, and is for controlling the operations of the

selectors 342-0 to 342-5, 347-0 to 347-5, the selectors
345A, 345B, 351A, 351B, the latch circuits 343-0 to 343-5,
348-0 to 348-5 and the three-state input/output ports 344-0
to 344-5, 346A, 346B, 349-0 to 349-5 in accordance with a
5 select signal CDSEL[0:4] from the card selector 43 of the
protocol controller 20. The select signal CDSEL[0:4] will
be described in detail with reference to FIGs. 33 and 34
herein later.

As FIG. 29 shows, in the demultiplexer 340, the
10 switching circuit for the signals (data and C4/C8 signals)
to be communicated bidirectionally between the protocol
controller 20 and the IC cards 330 is provided with the
selectors 342-0 to 342-5, 345A, 345B, the latch circuits
343-0 to 343-5, the three-state input/output ports 344-0 to
15 344-5, and the three-state input/output ports 346A, 346B.

In this arrangement, each of the selectors 342-0 to
342-5 operates under control of the gate controller 341,
and is for selectively switching (selecting) either of data
(or C4/C8 signals) outputted from the two ports A, B of the
20 protocol controller 20 and for outputting it to each of the
six IC cards 330 (ICC0 to ICC5) sides.

The latch circuits 343-0 to 343-5 operate under
control of the gate controller 341, and are for, when the
ICC0 to ICC5 do not undergo access, respectively latching
25 the signals, outputted from the selectors 342-0 to 343-5,
immediately before the transition to the non-accessed state.

The three-state input/output ports 344-0 to 344-5 are to be controlled by the gate controller 341 to provide a high impedance state when the ICC0 to ICC5 are not the object of access, or when the signals to be outputted to 5 the ICC0 to ICC5 take "1", that is, a High state.

The selectors 345A, 345B are controlled by the gate controller 341 to selectively switch (select) any one of the data (or C4/C8 signals) outputted from the six IC cards 330 and further to output it to the ports A, B of the 10 protocol controller 20.

With the above-described configuration, the data or the C4/C8 signals from the IC cards 330 to be connected to the port A of the protocol controller 20 are selected by the selector 345A and then inputted to the port A of the 15 protocol controller 20, while the data or the C4/C8 signals from the IC cards 330 to be connected to the port B of the protocol controller 20 are selected by the selector 345B and then inputted to the port B of the protocol controller 20. Further, the data or the C4/C8 signals from the port A 20 or B of the protocol controller 20 to be coupled to the ICCi (i = 0 to 5) are selected by the selector 342-i and then outputted through the latch circuit 343-i and the three-state input/output port 344-i to the ICCi.

As shown in FIG. 30, in the demultiplexer 340, the 25 switching circuit for the signals (reset signals) to be communicated in one way from the protocol controller 20 to the IC cards 330 is provided with the selectors 347-0 to

347-5, the latch circuits 348-0 to 348-5 and the three-state input/output ports 349-0 to 349-5.

The selectors 347-0 to 347-5 work under control of the gate controller 341, and are for selectively switching
5 (selecting) either of the reset signals outputted from the two ports A, B of the protocol controller 20 to output it to the six IC cards 330 (ICC0 to ICC5) sides.

The latch circuits 348-0 to 348-5 work under control of the gate controller 341, and are for, when the ICC0 to
10 ICC5 do not undergo access, respectively latching the reset signals outputted from the selectors 342-0 to 342-5 immediately before the transition to the non-accessed state.

The three-state input/output ports 349-0 to 349-5 are each controlled by the gate controller 341 to assume a high
15 impedance state when the ICC0 to ICC5 are out of the object of access, or when the signals to be outputted to the ICC0 to ICC5 are "1", that is, are in a High state.

With the above-described configuration, the reset signal from the port A or B of the protocol controller 20
20 to be connected to the ICCi (i = 0 to 5) is selected by the selector 347-i and then outputted through the latch circuit 348-i and the three-state input/output port 349-i to the ICCi.

As FIG. 31 shows, in the demultiplexer 340, the
25 selectors 351A, 351B are placed in the switching circuit for the signals (IC card mounting notice signals) to be

communicated in one way from the IC cards 330 to the protocol controller 20.

As mentioned before, the IC card mounting notice lines intervene between the ports A, B of the protocol controller 5 20 and the ports 0 to 5 for the IC cards 330, and the information (IC card mounting notice signal) indicative of whether or not each of the IC cards (ICC0 to ICC5) 330 is mounted in each of the ports 0 to 5 is given in one way to the ports A, B (IC card control circuits 36A, 36B) of the 10 protocol controller 20.

Furthermore, the selectors 351A, 351B are controlled by the gate controller 341 to selectively switch (select) any one of the IC card mounting notice signals outputted from the six IC cards 330 for outputting it to the ports A, 15 B of the protocol controller 20, respectively.

With the above-described configuration, the IC card mounting notice signals from the IC cards 330 to be connected to the port A of the protocol controller 20 are selected by the selector 345A and then inputted to the port 20 A of the protocol controller 20, while the IC card mounting notice signals from the IC cards 330 to be connected to the port B of the protocol controller 20 are selected by the selector 345B and then inputted to the port B of the protocol controller 20.

25 FIG. 32 is an illustration of a configuration of a power supply system to the IC cards 330, up to six in number, to be connected to the protocol controller 20

according to this embodiment. Also in FIG. 32, the six IC cards 330 (ICC0 to ICC5) are respectively mounted in the actual card ports (which will be referred hereinafter to as ports 0 to 5) to which port numbers 0 to 5 are given.

5 As FIG. 32 shows, in this embodiment, the power supply system is, as mentioned before with reference to FIG. 11, made up of the demultiplexer 340, the voltage selector 360 and the power regulator 370.

As noted before, the power regulator 370 produces and
10 outputs two kinds of voltages: 3V and 5V, while the voltage selector 360 selects a voltage of 3V or 5V in accordance with an instruction from the demultiplexer 340, then supplying and applying it to each of the IC cards 330.

Furthermore, the voltage selector 360 is made up of
15 two-input one-output selectors 361-0 to 361-5. These
selectors 361-0 to 361-5 operate under control by the
demultiplexer 340 (gate controller 341), and are for, when
the ICC0 to ICC5 are mounted, selectively switching
(selecting) either of the two voltages 3V, 5V from the
20 power regulator 370 to always supply it as power to the six
IC cards 330 (ICC0 to ICC5).

At this time, the demultiplexer 340 (gate controller 341) controls the selectors 361-0 to 361-5 of the voltage selector 360 in accordance with a signal from the card
25 power control circuit 42 (see FIG. 11) of the protocol controller 20.

With the above-described construction, if the power voltage to be supplied to the ICC_i (*i* = 0 to 5) is 3V, the selector 361-*i* selects the power of 3V from the power regulator 370 to supply it to the ICC_i. If the power voltage to be supplied to the ICC_i (*i* = 0 to 5) is 5V, the selector 361-*i* selects the power of 5V from the power regulator 370 to supply it to the ICC_i.

Besides, as shown in FIG. 11, clock signals (control clocks) needed are supplied from the six card clock

generators 38 in the protocol controller 20 according to this embodiment through the clock signal lines 350 to a maximum of six IC cards 330 connectable to the protocol controller 20, respectively. That is, in this embodiment, the clock signals for use in the IC cards 330 are supplied from the protocol controller 20 through the clock signal lines 350, whose number is the same as that (6) of the IC cards 330, to the IC cards 330, respectively, while the six IC cards 330 share the data transfer signal lines (data lines, C4 signal lines, C8 signal lines, reset signal lines, and others), provided in the two ports A, B of the protocol controller 20, through the demultiplexer 340.

Referring to FIGs. 33 and 34, a description will be made hereinbelow of a select signal CDSEL[0:4] to be supplied from the card selector 43 of the protocol controller 20 to the demultiplexer 340. FIG. 33 shows a configuration of an IC card port allocation register (CDSEL) to be used for when, in the protocol controller 20

according to this embodiment, a select signal CDSEL[0:4] is outputted to the demultiplexer 340, while FIG. 34 is an illustration for explaining the sense of each of bits in that IC card port allocation register.

5 As FIG. 33 shows, the IC card port allocation register (CDSEL) is, for example, 1-bite data set at the logical address 002080, with its low-order 5 bits (bit numbers 0 to 4) being put to use.

Such a 5-bit select signal CDSEL[0:4] is set as shown
10 in FIG. 34, whereby selected are the IC card 330 (any one of the ICC0 to ICC5) to be connected to the port A of the protocol controller 20 and the IC card 330 (except the IC card 330 to be connected to the port A) to be connected to the port B of the protocol controller 20.

15 However, if all the 5 bits of the select signal CDSEL[0:4] are set to "0" as shown in FIG. 34, this select signal CDSEL[0:4] is used as a reset instruction signal of the demultiplexer 340 (including the latch circuits 343-0 to 343-5, 348-0 to 348-5). Further, if all the 5 bits of
20 the select signal CDSEL[0:4] are set to "1", this select signal CDSEL[0:4] is used as a latch instruction signal for latching all the output signals to the IC cards 330 by the latch circuits 343-0 to 343-5, 348-0 to 348-5.

Secondly, referring to FIGs. 35 and 36, a description
25 will be given hereinbelow of a concrete switching operation of the demultiplexer 340 caused by the select signal CDSEL[0:4]. FIGs. 35 and 36 are time charts each for

describing the switching operation of the demultiplexer 340 in this embodiment.

FIG. 35 shows signal waveforms to be outputted from the demultiplexer 340 to the IC cards 330 (ICC0 to ICC5) in the case that the protocol controller 20 controls the demultiplexer 340 through the use of the select signal CDSEL[0:4] to switch the IC cards 330 (ICC0 to ICC5) to be connected to the ports A, B in a state where rectangular waves with constant cycles are always outputted from the two ports A, B.

FIG. 36 illustrates signal waveforms to be inputted from the demultiplexer 340 to the ports A, B of the protocol controller 20 in the case that the protocol controller 20 controls the demultiplexer 340 through the use of the select signal CDSEL[0:4] to switch the IC cards 330 (ICC0 to ICC5) to be connected to the ports A, B in a state where the IC cards 330 (ICC0 to ICC5) always output rectangular waves with constant cycles.

In FIGS. 35 and 36, during the period from the time t0 to the time t1, the select signal CDSEL[0:4] is "11101" so that the ICC5 is connected to the port A while the ICC3 is connected to the port B. In like manner, during the period from the time t2 to the time t3, the select signal CDSEL[0:4] comes to "11110" so that the ICC5 is connected to the port A while the ICC4 is connected to the port B. During the period from the time t8 to the time t9, the select signal CDSEL[0:4] becomes "00001", thereby making a

connection between the ICC0 and the port A and making a connection between the ICC1 and the port B. Further, during the period from the time t10 to the time t11, the select signal CDSEL[0:4] assumes "00010", thereby

5 establishing a connection between the ICC0 and the port A and establishing a connection between the ICC2 and the port B. Still further, during the period from the time t12 to the time t13, the select signal CDSEL[0:4] forms "00011" to cause the ICC0 to be connected to the port A while causing

10 the ICC3 to be connected to the port B. On the other hand, during the periods from the time t4 to the time t5 and from the time t6 to the time t7, the select signal CDSEL[0:4] forms "00000", thereby producing a reset signal XRST (low active) as mentioned before.

15 As shown in FIG. 35, a signal to be outputted from the demultiplexer 340 to each of the IC cards 330 (ICC0 to ICC5) is latched whenever the connection-accepting IC card 330 is switched by the select signal CDSEL[0:4] so that its state immediately before the switching is retained.

20 Further, a signal from the corresponding port A or B is outputted to the selected IC card 330.

As shown in FIG. 36, signals inputted from the IC cards 330 (ICC0 to ICC5) to the demultiplexer 340 are switched in accordance with the select signal CDSEL[0:4]

25 and outputted to the corresponding port A or B.

As mentioned before with reference to FIG. 11, in the protocol controller 20, the IC card control circuits 36A,

36B are provided for the ports A, B, respectively, and each of the IC card control circuits 36A, 36B operates in accordance with an instruction from the CPU 21 in the protocol controller 20, thereby accomplishing the access
5 from the protocol controller 20 to the respective IC cards 330.

Furthermore, when receiving a command from each of the IC card control circuits 36A, 36B, each of the IC cards 330 under communication transmits a response to that command to
10 each of the IC card control circuits 36A, 36B. The IC cards 330, being out of communication (out of the object of access), take a command waiting condition while receiving the supply of clock signals through the clock signal lines 350 and further receiving the power supply of a
15 predetermined voltage (3V/5V) from the voltage selector 360 and the power regulator 370, so they can receive the command from each of the IC card control circuits 36A, 36B any time.

Still further, in a state where the plurality of IC
20 cards 330 are connected to the protocol controller 20, the two IC card control circuits 36A, 36B, which have received instructions from the CPU 21 of the protocol controller 20, operate simultaneously, thereby gaining the access to the two portable type mediums 330 connected to the two ports A,
25 B through the demultiplexer 340. In this way, by simultaneously having the access to the two portable type mediums 330, the protocol controller 20 conducts the data

transfer processing to/from the two portable type mediums 330, 330.

As described above, with the data transfer control method in this embodiment, since the connection states 5 between the two ports A, B and the six IC cards 330 are switched through the use of the demultiplexer 340 to allow the access to the IC cards 330 larger in number than the ports on the protocol controller 20 side, in the case of increasing the number of IC cards 330 to be controlled by 10 the protocol controller 20, it is possible to eliminate the need for increasing the ports or the IC card control circuits on the protocol controller 20 side.

Accordingly, it is possible to increase the number of IC cards 330 to be controlled without raising the 15 manufacturing cost of the protocol controller 20.

Particularly, in the case of the integrated protocol controller 20 like this embodiment, even if the number of IC cards 330 to be controlled increases, there is no need 20 to integrate a large number of lines or IC card control circuits at a high density, which greatly contributes to the reduction of the manufacturing cost or the circuit scale.

In addition, now that the signal states to the IC cards 330 being out of the object of access are latched, it 25 is possible to certainly prevent the signal states to the IC cards 330 from fluttering and unstable immediately after

these IC cards 330 are switched from non-accessed states to the accessed states.

Furthermore, through the use of the select signal CDSEL[0:4] from the protocol controller 20, it is possible 5 to reset the switching operations by the demultiplexer 340 and the latching operations of the latch circuits 343-0 to 343-5, 348-0 to 348-5, or to latch all the output signals to a plurality of IC cards 330 with the latch circuits 343-0 to 343-5, 348-0 to 348-5, thus the operating state of the 10 demultiplexer 340 and the latch state become easily controllable according to various situations.

Besides, in the case that the number of IC cards 330 to be connected to the protocol controller 20 is two and below, it is also appropriate to directly control the IC 15 cards 330 through the two ports A, B of the protocol controller 20 without using the external demultiplexer 340.

Still further, although, in this embodiment, the demultiplexer 340 is constructed separately from the protocol controller 20, it is also appropriate that the 20 demultiplexer 340, together with the protocol controller 20, is integrated on the same chip for unification.

Moreover, although, in the description of this embodiment, the number of ports of the protocol controller 20 is two and the maximum number of IC cards 330 to be 25 connected to the protocol controller 20 is 6, this invention is not limited to these numbers.

[4] Others

It should be understood that the present invention is not limited to the above-described embodiment, and that it is intended to cover all changes and modifications of the embodiment of the invention herein which do not constitute
5 departures from the spirit and scope of the invention.

For instance, although the above description of this embodiment has been made in the case that the portable type mediums form IC cards, this invention is not limited to this, but is likewise applicable to portable type mediums
10 such as optical cards and radio cards, and the same effects as those of the above-described embodiment can be given also in this case.

Furthermore, although, in the above-described embodiment, the digital money are of two types, this
15 invention is not limited to this. If handling three or more types of digital money, the control program 5A or 5B is made to have a protocol control program corresponding to the protocol for each of the digital money, which can provide the same effects as those of the above-described
20 embodiment.

Still further, although the above description of this embodiment has been made in the case that the apparatus to which the integrated circuit according to this invention is applied are various types of transaction apparatus which
25 can handle digital money as data, this invention is not limited to this, but is also applicable to various kinds of apparatus which handle various types of data (medical data,

personal data, and others) capable of being stored in portable type mediums, and can offer the same effects as those of the above-described embodiment.

WHAT IS CLAIMED IS:

1 1. An integrated circuit for protocol control to be
2 incorporated into an apparatus capable of handling digital
3 money defined as a symbol of electronic currency, said
4 integrated circuit being configured by integrating, on one
5 chip, a storage section for storing a control program
6 prepared for protocols for a plurality of digital money
7 different in mode from each other; a processing section for
8 controlling the handling of said plurality of digital money,
9 different in mode, by executing said control program stored
10 in said storage section; and an interface circuit connected
11 to an external circuit including at least one of an
12 external processing section and an external storage section
13 to fulfill an interface function between said external
14 circuit and said processing section.

1 2. An integrated circuit for protocol control as defined
2 in claim 1, wherein a peripheral control circuit, which
3 fulfills a control function related to processing of
4 digital money, is additionally integrated on said chip.

1 3. An integrated circuit for protocol control as defined
2 in claim 2, wherein said peripheral control circuit
3 includes a medium control circuit which operates under
4 control of said processing section and said control program
5 to control a portable type medium storing digital money.

1 4. An integrated circuit for protocol control as defined
2 in claim 2, wherein said peripheral control circuit
3 includes a communication control circuit which operates
4 under control of said processing section and said control
5 program to control a communication with an external circuit.

1 5. An integrated circuit for protocol control as defined
2 in claim 2, wherein said peripheral control circuit
3 includes a display control circuit which operates under
4 control of said processing section and said control program
5 to control an external display unit.

1 6. An integrated circuit for protocol control as defined
2 in claim 2, wherein said peripheral control circuit
3 includes an input control circuit which operates under
4 control of said processing section and said control program
5 to perform input processing of a signal from an external
6 input unit.

1 7. An integrated circuit for protocol control as defined
2 in claim 1, wherein logical cutoff is made between said
3 storage section and an external connecting terminal of said
4 integrated circuit, and said control program is stored in
5 said storage section at the time of production of said
6 integrated circuit.

1 8. An integrated circuit for protocol control as defined
2 in claim 1, further containing identification means for
3 judging whether or not a program storing external storage
4 section is connected through said interface circuit as said
5 external circuit, wherein, when said identification means
6 judges that said program storing external storage section
7 is in connection, said processing section executes a
8 program stored in said program storing external storage
9 section.

1 9. An integrated circuit for protocol control as defined
2 in claim 8, wherein said identification means reads one or
3 more logical addresses allocated to connection with said
4 program storing external storage section, and makes a
5 judgment to connection or non-connection with said program
6 storing external storage section by comparing a
7 predetermined value with a value obtained as a reading
8 result.

1 10. An integrated circuit for protocol control as defined
2 in claim 2, wherein said control program including:
3 one or more device control programs for controlling
4 one of said external circuit connected to said interface
5 circuit and said peripheral control circuit as a device;
6 a plurality of protocol control programs for
7 controlling said device control program in relation to each
8 of said plurality of digital money different in mode; and

9 an application program for controlling said device
10 control program and said protocol control programs.

1 11. An integrated circuit for protocol control as defined
2 in claim 10, wherein, when receiving a control telegraphic
3 statement including a digital money classification field
4 specifying one of said plurality of digital money different
5 in mode and a transaction classification field specifying a
6 transaction classification common to said plurality of
7 digital money different in mode, said application program
8 conducts a transaction, specified by said transaction
9 classification field, through the use of said protocol
10 control program corresponding to the digital money
11 specified by said digital money classification field.

1 12. An integrated circuit for protocol control as defined
2 in claim 11, wherein, when receiving said control
3 telegraphic statement including a device classification
4 field specifying said device control program and an
5 instruction field describing a control instruction to said
6 device control program, said application program informs
7 said device control program, specified by said device
8 classification field, of an instruction described in said
9 instruction field, and makes said device control program
10 execute said instruction, and further, transmits a response
11 to said instruction from said device control program as a
12 response telegraphic statement to the instruction issuer.

1 13. An integrated circuit for protocol control as defined
2 in claim 12, wherein, in said control telegraphic statement,
3 said digital money classification field and said device
4 classification field are placed in common in the same field,
5 while specification data for when said field is used as
6 said digital money classification field and specification
7 data for when said field is employed as said device
8 classification field are mutually exclusive values.

1 14. An integrated circuit for protocol control as defined
2 in claim 13, wherein, in said control telegraphic statement,
3 said transaction classification field and said instruction
4 field are placed in common in the same field.

1 15. An integrated circuit for protocol control as defined
2 in claim 10, wherein said control program includes said
3 device control program, said protocol control program and
4 said application program as modules, and further includes a
5 path control program for offering an interface function for
6 an interconnection between these modules, while a peculiar
7 module identifier is given to each of said modules so that
8 said path control program makes the interconnections
9 between said modules by using said module identifier of the
10 connection-requesting module and said module identifier of
11 the connection-accepting module as parameters.

1 16. An integrated circuit for protocol control as defined
2 in claim 10, wherein said peripheral control circuit
3 includes a communication control circuit for controlling a
4 communication with an external unit, and said control
5 program includes said device control program, said protocol
6 control program and said application program as modules,
7 and further includes a path control program for offering an
8 interface function for an interconnection between said
9 modules and a communication control program for controlling
10 said communication control circuit, while, when the
11 connection-requesting module pertains to said external unit,
12 said path control program establishes a connection between
13 the connection-requesting module in said integrated circuit
14 and the connection-accepting module in said external unit
15 through said communication control circuit controlled by
16 said communication control program.

1 17. An integrated circuit for protocol control as defined
2 in claim 16, wherein a peculiar module identifier is given
3 to each of said modules pertaining to said integrated
4 circuit and to each of modules pertaining to said external
5 unit, and a peculiar path identifier is given to said
6 integrated circuit and to said external unit, while said
7 path control program makes an interconnection between said
8 modules by using said module identifier of the connection-
9 requesting module, said module identifier of the

10 connection-accepting module and said path identifiers as
11 parameters.

1 18. An integrated circuit for protocol control as defined
2 in claim 17, further comprising a table for retaining a
3 correspondence between said module identifier and said path
4 identifier indicative of one of said integrated circuit and
5 said external unit to which said module having the same
6 module identifier given pertains, wherein said path control
7 program retrieves said table on the basis of said module
8 identifier of the connection-accepting module to obtain
9 said path identifier corresponding to said module
10 identifier of the connection-accepting module, and, when
11 the obtained path identifier coincides with said path
12 identifier of said integrated circuit, makes a connection
13 between the connection-requesting module and the
14 connection-accepting module in said integrated circuit,
15 while, when the obtained path identifier does not coincide
16 with the path identifier of said integrated circuit, judges
17 that the connection-accepting module pertains to said
18 external unit and makes a connection between the
19 connection-requesting module in said integrated circuit and
20 the connection-accepting module in said external unit
21 through said communication control circuit.

1 19. An integrated circuit for protocol control as defined
2 in claim 18, wherein said correspondence retained in said

3 table is made to accept its setting and change through a
4 telegraphic statement received by said communication
5 control circuit.

1 20. An integrated circuit for protocol control as defined
2 in claim 18, wherein said table is stored in said external
3 storage section serving as said external circuit connected
4 through said interface circuit.

1 21. An integrated circuit for protocol control as defined
2 in claim 16, wherein said external unit is a processing
3 unit having the same function as that of said integrated
4 circuit.

1 22. An integrated circuit for protocol control as defined
2 in claim 17, wherein said external unit is a processing
3 unit having the same function as that of said integrated
4 circuit.

1 23. An integrated circuit for protocol control as defined
2 in claim 18, wherein said external unit is a processing
3 unit having the same function as that of said integrated
4 circuit.

1 24. An integrated circuit for protocol control as defined
2 in claim 19, wherein said external unit is a processing

3 unit having the same function as that of said integrated
4 circuit.

1 25. An integrated circuit for protocol control as defined
2 in claim 20, wherein said external unit is a processing
3 unit having the same function as that of said integrated
4 circuit.

1 26. An integrated circuit for protocol control as defined
2 in claim 16, wherein said external unit is another
3 integrated circuit having the same configuration as that of
4 said integrated circuit.

1 27. An integrated circuit for protocol control as defined
2 in claim 17, wherein said external unit is another
3 integrated circuit having the same configuration as that of
4 said integrated circuit.

1 28. An integrated circuit for protocol control as defined
2 in claim 18, wherein said external unit is another
3 integrated circuit having the same configuration as that of
4 said integrated circuit.

1 29. An integrated circuit for protocol control as defined
2 in claim 19, wherein said external unit is another
3 integrated circuit having the same configuration as that of
4 said integrated circuit.

1 30. An integrated circuit for protocol control as defined
2 in claim 20, wherein said external unit is another
3 integrated circuit having the same configuration as that of
4 said integrated circuit.

1 31. An integrated circuit for protocol control as defined
2 in claim 16, wherein said external unit is a processing
3 unit having an application program for issuing a connection
4 request to said path control program in said integrated
5 circuit for a connection with said module pertaining to
6 said integrated circuit, while, when receiving said
7 connection request from said processing unit through said
8 communication control circuit controlled by said
9 communication control program, said path control program
10 makes a connection between the corresponding module in said
11 integrated circuit and said processing unit.

1 32. An integrated circuit for protocol control as defined
2 in claim 17, wherein said external unit is a processing
3 unit having an application program for issuing a connection
4 request to said path control program in said integrated
5 circuit for a connection with said module pertaining to
6 said integrated circuit, while, when receiving said
7 connection request from said processing unit through said
8 communication control circuit controlled by said
9 communication control program, said path control program

10 makes a connection between the corresponding module in said
11 integrated circuit and said processing unit.

1 33. An integrated circuit for protocol control as defined
2 in claim 18, wherein said external unit is a processing
3 unit having an application program for issuing a connection
4 request to said path control program in said integrated
5 circuit for a connection with said module pertaining to
6 said integrated circuit, while, when receiving said
7 connection request from said processing unit through said
8 communication control circuit controlled by said
9 communication control program, said path control program
10 makes a connection between the corresponding module in said
11 integrated circuit and said processing unit.

1 34. An integrated circuit for protocol control as defined
2 in claim 19, wherein said external unit is a processing
3 unit having an application program for issuing a connection
4 request to said path control program in said integrated
5 circuit for a connection with said module pertaining to
6 said integrated circuit, while, when receiving said
7 connection request from said processing unit through said
8 communication control circuit controlled by said
9 communication control program, said path control program
10 makes a connection between the corresponding module in said
11 integrated circuit and said processing unit.

1 35. An integrated circuit for protocol control as defined
2 in claim 20, wherein said external unit is a processing
3 unit having an application program for issuing a connection
4 request to said path control program in said integrated
5 circuit for a connection with said module pertaining to
6 said integrated circuit, while, when receiving said
7 connection request from said processing unit through said
8 communication control circuit controlled by said
9 communication control program, said path control program
10 makes a connection between the corresponding module in said
11 integrated circuit and said processing unit.

1 36. An integrated circuit for protocol control to be
2 incorporated into an apparatus which conducts data
3 interchange through communication with a portable type
4 medium, said integrated circuit being configured by
5 integrating, on one chip, a storage section for storing a
6 control program prepared for protocols for a plurality of
7 data communications different in mode, a processing section
8 for controlling said plurality of data communications,
9 different in mode, by executing the control program stored
10 in the storage section, and an interface circuit connected
11 to an external circuit including at least one of an
12 external processing section and an external storage section
13 to fulfill an interface function between said external
14 circuit and said processing section.

ABSTRACT OF THE DISCLOSURE

The present invention relates to a protocol control integrated circuit configured by integrating, on one chip, hardware and control programs necessary for conducting data 5 interchange through communications with portable type mediums, and used in common among various types of apparatus. Thus, the integrated circuit according to this invention is constructed by integrating, on one chip, a storage section for storing a control program prepared for 10 protocols for a plurality of digital money different in mode from each other, a processing section for controlling the handling of the plurality of digital money, different in mode, by running the control program stored in the storage section, and an interface circuit connected to an 15 external circuit including at least one of an external processing section and an external storage section for fulfilling an interface function between the external circuit and the processing section. Further, this invention is applicable to various types of transaction 20 apparatus capable of handling, for example, digital money and credit transactions.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

10: INTEGRATED CIRCUIT FOR DIGITAL MONEY CONTROL





FIG. 9

10: INTEGRATED CIRCUIT FOR DIGITAL MONEY CONTROL



10: INTEGRATED CIRCUIT FOR DIGITAL MONEY CONTROL (14: EXTERNAL UNIT)




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14





FIG. 15



F I G. 16A

#90 ROOT
#01 IFD = #90 PORT = #1
#02 IFD = #01 PORT = #1
#03 IFD = #01 PORT = #2
#04 IFD = #02 PORT = #1
#05 IFD = #02 PORT = #2

550


F I G. 16B

[DEVICE DEFINITION]


#01 IFD = #01
#02 IFD = #02 ICCRW01
#03 IFD = #02 ICCRW02
#20 IFD = #01 LCD
#21 IFD = #01 KEY

550

F I G. 17



F I G. 18



F I G. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG.27

Bit No.	NAME	UNIT NAME	VALUE OF Bit	
			0	1
15	UPSYS	UPPER UNIT	CONNECTION	NON-CONNECTION
14	LWSYS	LOWER UNIT	CONNECTION	NON-CONNECTION
13	EXROM	EXTERIOR TYPE ROM	CONNECTION	NON-CONNECTION
12	EXFLSH	EXTERIOR TYPE FLASH	CONNECTION	NON-CONNECTION
11	EXRAM	EXTERIOR RAM	CONNECTION	NON-CONNECTION
10	KB	KEYBOARD	CONNECTION	NON-CONNECTION
9	GB	GREEN BUTTON	CONNECTION	NON-CONNECTION
8	BZ	BUZZER	CONNECTION	NON-CONNECTION
7	MS	MS READER	CONNECTION	NON-CONNECTION
6	CNVY	CONVEYER	CONNECTION	NON-CONNECTION
5	DEMPX	CARD SWITCH	CONNECTION	NON-CONNECTION
4	ICCNO2	NUMBER OF IC CARD TO BE CONNECTED	SEE FIG.28	
3	ICCNO1			
2	ICCNO0			
1	EXBUS	EXTENDED BUS	CONNECTION	NON-CONNECTION
0	EXIO	EXTENDED I/O	CONNECTION	NON-CONNECTION

FIG.28

DEMPX	ICCNO 2	ICCNO 1	ICCNO 0	NUMBER OF IC CARD TO BE CONNECTED
X	0	0	0	0
X	0	0	1	1
X	0	1	0	2
O	0	1	1	3
O	1	0	0	4
O	1	0	1	5
O	1	1	0	6

FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG.33

Bit No. NAME	7	6	5	4	3	2	1	0	INITIAL VALUE
CDSEL	002080	-	-	-	-	-	-	-	bxx00000
READ / WRITE	-	-	-	R/W	R/W	R/W	R/W	R/W	

FIG.34

CDSEL 4	CDSEL 3	CDSEL 2	CDSEL 1	CDSEL 0	PORT A	PORT B
0	0	0	0	0	DEMULTIPLEXER RESET	
0	0	0	0	1	CARD 0 SELECTION	CARD 1 SELECTION
0	0	0	1	0	CARD 0 SELECTION	CARD 2 SELECTION
0	0	0	1	1	CARD 0 SELECTION	CARD 3 SELECTION
0	0	1	0	0	CARD 0 SELECTION	CARD 4 SELECTION
0	0	1	0	1	CARD 0 SELECTION	CARD 5 SELECTION
0	0	1	1	0	CARD 1 SELECTION	CARD 0 SELECTION
0	0	1	1	1	CARD 1 SELECTION	CARD 2 SELECTION
0	1	0	0	0	CARD 1 SELECTION	CARD 3 SELECTION
0	1	0	0	1	CARD 1 SELECTION	CARD 4 SELECTION
0	1	0	1	0	CARD 1 SELECTION	CARD 5 SELECTION
0	1	0	1	1	CARD 2 SELECTION	CARD 0 SELECTION
0	1	1	0	0	CARD 2 SELECTION	CARD 1 SELECTION
0	1	1	0	1	CARD 2 SELECTION	CARD 3 SELECTION
0	1	1	1	0	CARD 2 SELECTION	CARD 4 SELECTION
0	1	1	1	1	CARD 2 SELECTION	CARD 5 SELECTION
1	0	0	0	0	CARD 3 SELECTION	CARD 0 SELECTION
1	0	0	0	1	CARD 3 SELECTION	CARD 1 SELECTION
1	0	0	1	0	CARD 3 SELECTION	CARD 2 SELECTION
1	0	0	1	1	CARD 3 SELECTION	CARD 4 SELECTION
1	0	1	0	0	CARD 3 SELECTION	CARD 5 SELECTION
1	0	1	1	0	CARD 4 SELECTION	CARD 0 SELECTION
1	0	1	1	0	CARD 4 SELECTION	CARD 1 SELECTION
1	0	1	1	1	CARD 4 SELECTION	CARD 2 SELECTION
1	1	0	0	0	CARD 4 SELECTION	CARD 3 SELECTION
1	1	0	0	1	CARD 4 SELECTION	CARD 5 SELECTION
1	1	0	1	0	CARD 5 SELECTION	CARD 0 SELECTION
1	1	0	1	1	CARD 5 SELECTION	CARD 1 SELECTION
1	1	1	0	0	CARD 5 SELECTION	CARD 2 SELECTION
1	1	1	0	1	CARD 5 SELECTION	CARD 3 SELECTION
1	1	1	1	0	CARD 5 SELECTION	CARD 4 SELECTION
1	1	1	1	1	LATCH ALL OUTPUTS	

FIG. 35





FIG. 36



Docket No. _____

ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON

Declaration and Power of Attorney for U.S. Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下の氏名の発明者として、私は以下の通り宣言します。 As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

INTEGRATED CIRCUIT FOR PROTOCOL CONTROL

the specification of which is attached hereto unless the following box is checked:

was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

上記発明の明細書（下記の欄で印がついていない場合は、本文に添付）は、

月 日に提出され、米国出願番号または特許協定条約国際出願番号を とし、
(該当する場合) に訂正されました。

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

Docket No. _____ (cont'd.) ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基き下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している。本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

**Patent Application
Prior Foreign Application(s)**

外国での先行出願

HEI 10-301498

Japan

(Number)
(番号)(Number)
(番号)(Country)
(国名)(Country)
(国名)

22/10/1998

(Day/Month/Year Filed)
(出願年月日)

Priority Not Claimed

優先権主張なし

(Day/Month/Year Filed)
(出願年月日)

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)
(出願番号)(Filing Date)
(出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以後で本出願書の日本国内または特許協力条約国提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)
(出願番号)(Filing Date)
(出願日)(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)(Application No.)
(出願番号)(Filing Date)
(出願日)(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同様の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣言を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

(Day/Month/Year Filed)
(出願年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)(Filing Date)
(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Docket No. _____ (cont'd.) ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON

Japanese Language Declaration
(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続を米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。（弁護士、または代理人の氏名及び登録番号を明記のこと）

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)
See list of attorneys and/or agents on page 5.

書類送付先

Send Correspondence to:

ARMSTRONG, WESTERMAN, HATTORI,
MCLELAND & NAUGHTON
1725 K Street, N.W., Suite 1000
Washington, D.C. 20006

直接電話連絡先：（名前及び電話番号）

Direct Telephone Calls to: (name and telephone number)

Telephone: (202) 659-2930 Fax: (202) 887-0357

第一または第一発明者名		Full name of sole or first inventor	
		Koken YAMAMOTO	
発明者の署名	日付	Inventor's signature	Date
		Koken Yamamoto	May 25, 1999
住所	Residence		
	Kawasaki-shi, Kanagawa, Japan		
国籍	Citizenship		
	Japanese		
私書箱	Post Office Address		
	c/o FUJITSU LIMITED, 1-1, Kamikodanaka		
	4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan		
第二共同発明者	Full name of second joint inventor, if any		
	Shigeru HASHIMOTO		
第二共同発明者	日付	Second inventor's signature	Date
		Shigeru Hashimoto	May 25, 1999
住所	Residence		
	Kawasaki-shi, Kanagawa, Japan		
国籍	Citizenship		
	Japanese		
私書箱	Post Office Address		
	c/o FUJITSU LIMITED, 1-1, Kamikodanaka		
	4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan		

（第三以降の共同発明者についても同様に記載し、署名をすること） (Supply similar information and signature for third and subsequent joint inventors.)

Docket No. _____ (cont'd.) ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON

第三共同発明者		Full name of third joint inventor, if any Ryoichi YANAGI	
第三発明者の署名	日付	Third inventor's signature <i>Ryoichi Yanagi</i>	Date May 25, 1999
住所	Residence Kawasaki-shi, Kanagawa, Japan		
国籍	Citizenship Japanese		
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan		
第四共同発明者		Full name of fourth joint inventor, if any Yusuke KAWASAKI	
第四発明者の署名	日付	Fourth inventor's signature <i>Yusuke Kawasaki</i>	Date May 25, 1999
住所	Residence Kawasaki-shi, Kanagawa, Japan		
国籍	Citizenship Japanese		
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan		
第五共同発明者		Full name of fifth joint inventor, if any	
第五発明者の署名	日付	Fifth inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		
第六共同発明者		Full name of sixth joint inventor, if any	
第六発明者の署名	日付	Sixth inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		

List of attorneys and/or agents

James E. Armstrong, III, Reg. No. 18,366; William F. Westerman, Reg. No. 29,988; Ken-Ichi Hattori, Reg. No. 32,861; Le-Nhung McLeland, Reg. No. 31,541; Ronald F. Naughton, Reg. No. 24,616; John R. Pegan, Reg. No. 18,069; William G. Kratz, Jr., Reg. No. 22,631; James P. Welch, Reg. No. 17,379; Albert Tockman, Reg. No. 19,722; Mel R. Quintos, Reg. No. 31,898; Donald W. Hanson, Reg. No. 27,133; Stephen G. Adrian, Reg. No. 32,878; William L. Brooks, Reg. No. 34,129; John F. Carney, Reg. No. 20,276; Edward F. Welsh, Reg. No. 22,455; Patrick D. Muir, Reg. No. 37,403; Gay A. Spahn, Reg. No. 34,978; John P. Kong, Reg. No. 40,054; and Luke A. Kilyk, Reg. No. 33,251.